



# BURR-BROWN Integrated Circuits Data Book



Operational Amplifiers  
Instrumentation Amplifiers  
Isolation Amplifiers  
Analog Circuit Functions  
Military Products

A/D Converters  
D/A Converters  
Sample/Hold Converters  
Multiplexers  
Power Supplies

BURR-BROWN®



# MODEL INDEX

Model	Page	Model	Page	Model	Page	Model	Page
AD515	1-153	INA101	2-7	OPA2111DIE	11-30	551	14-3
ADC10HT	5-3	INA101/BS9000	13-11	OPA8780/883B	12-110	552	14-3
ADC71	5-13	INA101DIE	11-18	OPA8785/883B	12-120	553	14-3
ADC72	5-21	INA102	2-18	PCI-3000	16-4	554	14-3
ADC73	5-29	INA102DIE	11-20	PCI-20000	16-4	556	14-3
ADC76JG/KG	5-40	INA104	2-26	PCM52	6-164	558	14-3
ADC76AM/BM/JM/KM	5-48	INA105	2-36	PCM53JG	6-164	560	14-3
ADC80	5-56	INA110	2-46	PCM53JP	6-168	561	14-3
ADC80H	5-64	INA258/883B	12-61	PCM54	6-180	562	14-3
ADC84	5-72	ISO100	3-6	PCM55	6-180	700	14-35
ADC85	5-72	LOG100	4-15	PCM75	5-123	710	14-37
ADC87/883B	12-8	MCS Series	16-5	PGA100	2-58	722	14-41
ADC574	5-80	MP32	8-3	PGA102	2-66	724	14-45
ADC600	5-89	MPC4D	9-3	PGA200	2-76	3329/03	1-157
ADC674	5-93	MPC80	9-10	PGA201	2-76	3450	3-19
ADC731	5-29	MPC8S	9-3	PSB100	14-7	3451	3-19
ADC803	5-102	MPC16S	9-10	PWR1XX	14-9	3452	3-19
ADC804	5-114	MPC800	9-17	PWR2XX	14-11	3455	3-19
DAC10HT	6-5	MPC801	9-24	PWR3XX	14-13	3500	1-159
DAC63	6-12	MPY100	4-23	PWR4XX	14-15	3500/883B	12-147
DAC70	6-20	MPY100/BS9000	13-12	PWR5XX	14-17	3507J	1-161
DAC71	6-28	MPY534	4-31	PWR6XX	14-19	3508J	1-163
DAC71-CCD	6-35	MPY634	4-38	PWR7XX	14-23	3510	1-165
DAC72	6-20	Microcomputer		PWR8XX	14-25	3510VM/883B	12-158
DAC73	6-41	I/O Systems	16-2	PWR70	14-27	3521	1-167
DAC74	6-49	Microterminals	16-1	PWR71	14-29	3522	1-167
DAC80-CBI	6-64	OPA11HT	1-9	PWR72	14-31	3523	1-170
DAC80-CCD	6-72	OPA21	1-13	PWR74	14-33	3527	1-172
DAC82	6-78	OPA27	1-17	REF10	4-46	3528	1-174
DAC85	6-85	OPA27/BS9000	13-13	REF101	4-52	3550	1-176
DAC87/883B	12-24	OPA27DIE	11-22	SCADAR	16-5	3551	1-180
DAC87-CBI-I	12-36	OPA27HT	1-29	SDM854	8-7	3553	1-184
DAC90	6-93	OPA37	1-17	SDM856	8-12	3554	1-188
DAC700	6-98	OPA37/BS9000	13-14	SDM857	8-12	3571	1-196
DAC701	6-98	OPA37DIE	11-24	SHC76	7-3	3572	1-196
DAC702	6-98	OPA37HT	1-29	SHC85	7-11	3573	1-202
DAC702/BS9000	13-9	OPA101	1-33	SHC298AM	7-15	3580	1-206
DAC703	6-98	OPA102	1-33	SHC600	7-21	3581	1-206
DAC703/BS9000	13-10	OPA103	1-45	SHC803	7-24	3582	1-206
DAC705	6-106	OPA104	1-49	SHC804	7-24	3583	1-210
DAC706	6-106	OPA105/883B	12-74	SHC5320	7-30	3584	1-214
DAC707	6-106	OPA106/883B	12-84	UAF11	4-60	3606	2-114
DAC708	6-106	OPA111	1-53	UAF21	4-60	3627	2-122
DAC709	6-106	OPA111/BS9000	13-15	UAF41	4-68	3650	3-21
DAC710	6-116	OPA111DIE	11-26	VFC32	10-3	3652	3-21
DAC711	6-116	OPA111HT	1-63	VFC32/BS9000	13-17	3656	3-29
DAC736	6-41	OPA121	1-67	VFC32DIE	11-32	4023/25	4-80
DAC800	6-123	OPA121/BS9000	13-16	VFC32/883B	12-135	4085	4-82
DAC811	6-130	OPA128	1-73	VFC42	10-11	4115/04	4-88
DAC811DIE	11-3	OPA156	1-81	VFC52	10-11	4127	4-90
DAC812	6-138	OPA356	1-81	VFC62	10-17	4203	4-97
DAC850	6-144	OPA201	1-87	VFC62/BS9000	13-18	4204	4-99
DAC851	6-144	OPA404	1-95	VFC100	10-25	4206	4-99
DAC870/883B	12-48	OPA501	1-103	VFC320	10-40	4213	4-105
DAC1200	6-151	OPA511	1-111	VFC320/BS9000	13-19	4213/BS9000	13-20
DAC1201	6-155	OPA512	1-116	XTR100	2-82	4213/883B	12-166
DAC1600	6-160	OPA600	1-121	XTR101	2-94	4214	4-109
DAC7700DIE	11-8	OPA600/883B	12-94	XTR110	2-104	4302	4-111
DAC7701DIE	11-13	OPA605	1-129	XTR110DIE	11-34	4340	4-117
Data Communication		OPA606	1-135	100MS	3-17	4341	4-119
Devices	16-5	OPA606DIE	11-28	546	14-3	4423	4-123
DIV100	4-7	OPA2111	1-143	550	14-3		



# INTEGRATED CIRCUITS DATA BOOK

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

International Airport Industrial Park - PO Box 11400 - Tucson, Arizona 85734 - Telephone 602-746-1111 - TWX 910-952-1111 - Cable BBRCORP - Telex 66-6491

## **Building An Unequaled Reputation, Worldwide, for Quality, Performance, Reliability**

Data acquisition, signal conditioning, and computer I/O components and systems from Burr-Brown are recognized and used worldwide. Over the past two decades these products have earned a reputation for superior quality, exceptional performance, and consistent reliability—perhaps the best reputation for workmanship in our industry.

Cost effectiveness of our products has been proven in a host of applications: in industrial and process control, test instrumentation, aerospace systems, environmental monitoring, medical-clinical, and analytical instrumentation.

We have built our credibility by being totally responsive to our customers' requirements. Knowing the problems encountered in the real world, we apply the best, most appropriate, and proven technologies to achieve practical solutions.

Our integrated circuits have become more complex, more sophisticated as we continue to combine and vertically integrate multiple functions into smaller, space-saving packages. When you select these versatile "mini-systems" your design and assembly time is decreased while your products' performance and reliability are increased. And today you pay less, per function, as these microcircuits and subsystems work more efficiently for you.

At Burr-Brown, quality and reliability are built-in by conservative designs, carefully selected components and manufacturing processes, by intensive, thorough testing, and stringent quality control.

Customers also give Burr-Brown high marks for service and support. Our technical literature is among the best in the industry and our global applications and sales force is factory trained—highly qualified to help you in product selection and use. Wherever in the world you contact us, you can be assured of prompt, courteous, efficient service—and superb product performance.

# **BURR-BROWN INTEGRATED CIRCUITS DATA BOOK**

The Burr-Brown Integrated Circuits Data Book contains detailed product data sheets for our broad line of precision integrated circuits for signal processing, data acquisition, and data transmission. In addition, it includes supplementary data for these products, such as screening programs available, a list of other technical literature that you may order, accessories, and information on how to interface with Burr-Brown.

To acquaint you with the full breadth of the Burr-Brown product line, we also include information on the products from our Data Acquisition And Control Systems Division. Additional detailed manuals are available for most of these products upon request. Contact your local Burr-Brown Sales Office listed inside the back cover.

For your convenience the Data Book is separated into 16 major sections: Operational Amplifiers, Instrumentation Amplifiers, Isolation Amplifiers, Analog Circuit Functions, Analog-to-Digital Converters, Digital-to-Analog Converters, Sample/Hold Amplifiers, Data Acquisition Components, CMOS Multiplexers, Voltage-to-Frequency Converters, High Performance Chips, Military Products, BS9000 Products, Modular Power Supplies, Accessories, and System and Subsystem Products. Each right-hand page has a margin tab on the outer edge. The tab index on page V provides a visual guide to the major sections.

At the beginning of each product section, you will find explanatory material and a selection guide to assist you in selecting the product most suitable for your applications. The selection guide also contains page numbers for individual product data sheets.

An index of products in this Data Book, listed in alphanumeric order, is found on the inside of the front cover. A general table of contents appears on page IV.

# TABLE OF CONTENTS

Burr-Brown Orientation .....	ii
Introduction .....	iii
Tab Index .....	v
Interfacing With Burr-Brown .....	vi
High Reliability Program.....	viii
Handling Procedures For Microcircuits.....	x
Burr-Brown Technical Library .....	xi
Section 1: <b>Operational Amplifiers</b> .....	1-1
Section 2: <b>Instrumentation Amplifiers</b> .....	2-1
Section 3: <b>Isolation Amplifiers</b> .....	3-1
Section 4: <b>Analog Circuit Functions</b> .....	4-1
Section 5: <b>Analog-to-Digital Converters</b> .....	5-1
Section 6: <b>Digital-to-Analog Converters</b> .....	6-1
Section 7: <b>Sample/Hold Amplifiers</b> .....	7-1
Section 8: <b>Data Acquisition Components</b> .....	8-1
Section 9: <b>CMOS Multiplexers</b> .....	9-1
Section 10: <b>Voltage-to-Frequency Converters</b> .....	10-1
Section 11: <b>High Performance Chips</b> .....	11-1
Section 12: <b>Military Products</b> .....	12-1
Section 13: <b>BS9000 Products</b> .....	13-1
Section 14: <b>Modular Power Supplies</b> .....	14-1
Section 15: <b>Accessories</b> .....	15-1
Section 16: <b>System and Subsystem Products</b> .....	16-1
Burr-Brown Sales Office Directories .....	inside back cover

# TAB INDEX

<b>OPERATIONAL AMPLIFIERS</b>	<b>1</b>
<b>INSTRUMENTATION AMPLIFIERS</b>	<b>2</b>
<b>ISOLATION AMPLIFIERS</b>	<b>3</b>
<b>ANALOG CIRCUIT FUNCTIONS</b>	<b>4</b>
<b>ANALOG-TO-DIGITAL CONVERTERS</b>	<b>5</b>
<b>DIGITAL-TO-ANALOG CONVERTERS</b>	<b>6</b>
<b>SAMPLE/HOLD AMPLIFIERS</b>	<b>7</b>
<b>DATA ACQUISITION COMPONENTS</b>	<b>8</b>
<b>CMOS MULTIPLEXERS</b>	<b>9</b>
<b>VOLTAGE-TO-FREQUENCY CONVERTERS</b>	<b>10</b>
<b>HIGH PERFORMANCE CHIPS</b>	<b>11</b>
<b>MILITARY PRODUCTS</b>	<b>12</b>
<b>BS9000 PRODUCTS</b>	<b>13</b>
<b>MODULAR POWER SUPPLIES</b>	<b>14</b>
<b>ACCESSORIES</b>	<b>15</b>
<b>SYSTEM AND SUBSYSTEM PRODUCTS</b>	<b>16</b>

# INTERFACING WITH BURR-BROWN

## PLACING AN ORDER

Orders may be placed via mail, telephone, TWX or TELEX with any authorized Burr-Brown field sales office, sales representative, or our headquarters in Tucson. Our offices are listed inside the back cover of this Data Book. When placing your order, please provide complete information, including model number with all option designations, product description or name, quantity desired, and ship-to and bill-to addresses.

## TECHNICAL ASSISTANCE

Burr-Brown has a large and competent field sales force, backed-up by an experienced staff of applications specialists. They will be most happy to assist you in selecting the right product for your application. This service is available, without charge, from all sales offices and from our headquarters in Tucson.

## DATA SHEETS/LITERATURE

Product data sheets or manuals, similar to those in this Data Book but perhaps containing more recent revisions, are available for most of the products listed in this Data Book. Application Notes and other supporting literature are also available on request. If you wish a copy of any of these items simply contact your nearest Burr-Brown sales office or representative.

## PRICES AND TERMS

Prices listed in this catalog, unless otherwise noted, apply only to domestic USA customers; all other customers should contact their local Burr-Brown representative for price information.

All prices are FOB Tucson, Arizona, USA, in U.S. dollars. Applicable federal, state, and local taxes are extra. Terms are net 30 days. Prices and specifications are subject to change without notice.

## QUOTATIONS

Price quotations made by Burr-Brown or its authorized field sales representatives are valid for 30 days. Delivery quotations are subject to reconfirmation at the time of order placement.

## RETURNS AND WARRANTY SERVICE

When returning products for any reason, it is necessary to contact Burr-Brown, prior to shipping, for authorization and shipping instructions. In the U.S., contact our Tucson headquarters. In other countries, contact your nearest Burr-Brown field sales office or representative. Returned units should be shipped prepaid and must be accompanied by the original purchase order number and date, and an explanation of the malfunction. Upon receipt of the returned unit, Burr-Brown will verify the malfunction and will inform you of the warranty status, cost to repair or replace, credits, and status of replacement units where applicable.



# HIGH RELIABILITY PROGRAMS

Burr-Brown is committed to providing products of high quality and reliability. This is manifested by designing for conservative stress levels, careful selection of components and processes, comprehensive testing procedures, thorough quality control practices, and optional programs of military screening. The Burr-Brown Q-Program, described below, is intended as a reliable enhancement of standard Burr-Brown products by subjecting them to a defined program of environmental stresses.

An even more comprehensive reliability program, aimed particularly at the needs of military customers, is the /MIL program which includes manufacturing procedures per MIL-M-38510 and screening procedures per MIL-STD-883. This program, and the products available under it, are described in section eleven of this Data Book.

## THE Q-PROGRAM

The Burr-Brown Q-Program is designed to further enhance the reliability of Burr-Brown microcircuits at a reasonable cost. The Q-Program is appropriate for some military and aerospace applications, industrial control systems, medical patient monitoring instrumentation, and other applications where failure may be expensive or where replacement of parts is difficult and inconvenient. The Q-Program consists of the screening of standard Burr-Brown microcircuits in accordance with applicable test methods of MIL-STD-883. The screening sequences shown below identify the mechanical, electrical, and thermal stresses applied to all Q-Products.

## Q-SCREENING SEQUENCE

STEP	SCREEN	PROCEDURE
Routinely performed 100% on all Burr-Brown products	INTERNAL VISUAL INSPECTION (precap)	Burr-Brown QC4118 (copies available on request)
	ELECTRICAL TEST, 100% (postcap)	Per appropriate Burr-Brown product data sheet
①	STABILIZATION BAKE	MIL-STD-883, Method 1008
②	TEMPERATURE CYCLING	MIL-STD-883, Method 1010
③	HERMETICITY, GROSS LEAK	MIL-STD-883, Method 1014
④	HERMETICITY, FINE LEAK	MIL-STD-883, Method 1014
⑤	BURN-IN	MIL-STD-883, Method 1015
⑥	CONSTANT ACCELERATION (centrifuge)	MIL-STD-883, Method 2001
⑦	FINAL ELECTRICAL TEST	Per appropriate Burr-Brown product data sheet

## Explanation of Screening Steps...

- **INTERNAL VISUAL INSPECTION**

This is a microscopic examination of the product performed prior to capping in order to verify conformance to Burr-Brown standards of quality for material, methods of construction, and workmanship. Its purpose is to detect and eliminate devices with internal defects which could lead to failures under the thermal, mechanical, and electrical stresses of extended operation.

- **100% ELECTRICAL TEST**

Each product is tested in accordance with the appropriate Burr-Brown product data sheet. These tests will normally include static and dynamic tests at +25°C, as well as drift tests over the operating temperature range.

- ① **STABILIZATION BAKE**

In this step the product is stored at an elevated temperature without electrical stress applied. The purpose is to stabilize circuit parameters through accelerated aging.

- ② **TEMPERATURE CYCLING**

The product is alternately exposed to extremes of high and low temperature such as would be experienced when parts or equipment are transferred to and from heated shelters in arctic areas. The purpose is to check for permanent changes in operating characteristics and physical damage resulting principally from variation in dimensions and other physical properties.

- ③④ **HERMETICITY - GROSS AND FINE LEAK**

The purpose of these two tests is to verify the hermeticity of the seal of integrated circuits having internal cavities which are evacuated or filled with gas. The test is intended to determine those devices which, when exposed for long periods to atmosphere containing high concentration of water vapor or other gaseous contaminants, would degrade in performance and become latent failures.

- ⑤ **BURN-IN**

During burn-in the device is subjected to a high temperature for an extended period of time, with power applied. The burn-in screen is performed in order to eliminate marginal devices with inherent defects. In the absence of burn-in, these defective devices would be expected to result in infant mortality or early lifetime failures under use conditions.

- ⑥ **CONSTANT ACCELERATION**

This test subjects the product to a constant acceleration force in a centrifuge. The purpose is to detect and eliminate devices having structural and mechanical weaknesses that could lead to failure when subjected to mechanical stresses during application.

- ⑦ **FINAL ELECTRICAL TEST**

This is a repetition of the 100% electrical test above. Devices which pass this test, after successfully passing the above screening test, are qualified as Q-parts.

# HANDLING PROCEDURES FOR MICROCIRCUITS

In developing handling procedures for microcircuits it is well to keep in mind that virtually all semiconductor devices are vulnerable in some degree to damage from the discharge of electrostatic energy. This is due to the small dimensions involved. It should be noted that electrostatic damage (ESD) to semiconductor devices can cause effects ranging from a degradation in performance, to latent failure, or immediate failure, of the device involved.

We at Burr-Brown are directly concerned with this subject because our products are designed to achieve the highest performance and precision. Often, this depends upon a high degree of device matching or precision within the microcircuit and any degradation due to ESD is unacceptable. Accordingly, we have developed a set of guidelines that will minimize the exposure of our products to possible electrostatic damage during manufacturing and handling at Burr-Brown. We strongly recommend that our customers adopt similar procedures throughout their handling and utilization of these and other semiconductor products. These guidelines are summarized below:

## **GUIDELINES**

1. Eliminate sources of ESD by removing static generating materials from all areas that handle products, by grounding all operators, equipment, and work stations where products are handled or stored, and by transporting and shipping products in static-free containers.
2. Shield products from potential damage by using a conductive Faraday shield where practical.
3. Shunt electrostatic charges and voltage potentials to zero where practical by connecting together all leads of each device by means of a conductive material.

## **ELIMINATE SOURCES OF ESD**

It is highly desirable to eliminate static-generating materials from close proximity to products. This includes the elimination of all plastics, such as wrapping and packing materials, which have not been properly treated to achieve antistatic properties.

Antistatic is a term used to describe insulators which have been treated to reduce their very high surface resistance from a value in excess of a million megohms to a value in the vicinity of one megohm.

The human body has been electrically characterized as a capacitor ranging from 100 to 200 picofarads and a resistance ranging from 500 ohms to several thousand ohms. As in electrical applications, the best way to prevent an accumulation of charge, or to drain the accumulation of existing charge on a capacitor, is to short the capacitor terminals together. The body is one plate of the capacitor with earth being the other. The only way to effectively short this capacitor is to connect the body to earth ground. For reasons of safety, this connection should include approximately one megohm of series resistance, or a ground fault interrupter. There should be periodic measurement to assure proper continuity all the way from the wrist strap connection to earth ground, and that the safety protection is operational. The wrist strap must have continuity to the skin in order to drain off the accumulated charge. Work station surfaces should be metallic or conductive plastic and should also be grounded through one megohm of series resistance, or have ground fault interrupters.

Static-free containers are important in storing and transporting product because the product could act as one plate of the capacitor and the container the other plate. Thus, it is possible to induce a charge, and therefore create a voltage, on the product without ohmic contact. Because of area and spacing considerations only unusual situations could cause damage, but it is nevertheless a possibility.

## **SHIELDING**

In even the most optimum environments, there is always the potential for some accumulation of charge. The most positive control is to shield the product from potentially damaging electrostatic fields by use of a highly conductive (Faraday) shield. Antistatic enclosures or wrappers are only low enough in resistance to disperse accumulated charge. The Faraday shield must be low enough in resistance to completely conduct any electrostatic field around the product and prevent any field inside the enclosure. To be totally effective the Faraday shield must completely enclose the product. In addition, only antistatic materials may be used inside the container to assure that internal charge is not developed.

## **SHUNTING**

Shunting is one of the most cost-effective ways to protect products during assembly, testing, packing, unpacking, and handling. With a short circuit across sensitive terminals, it is nearly impossible to develop the voltages required for damage to occur. The limitation to this occurs when it is possible to induce large voltages internally in complex microcircuits. We can only shunt or short the exterior connections.

## **OTHER MEASURES**

To help minimize the buildup of electrostatic charge it is desirable to control relative humidity to as high a value as practical (50% is recommended). In addition, where it is not possible to ground all surfaces, or where non-conducting surfaces cannot be completely eliminated, a good alternative may be the use of ionized air blowers.

# BURR-BROWN TECHNICAL LIBRARY

The Burr-Brown engineering staff, in cooperation with McGraw-Hill have authored the world's most extensive and authoritative library dealing with the art of analog signal conditioning, conversion, and computation. These books, respected and referenced throughout the international engineering community, are available to you directly from Burr-Brown.



## FUNCTION CIRCUITS Design and Applications

This new volume in the growing Burr-Brown series is the first to deal with the multi-faceted area of analog function circuits. **FUNCTION CIRCUITS** explores in depth both the design theory and numerous applications for such analog functions as Multipliers, Dividers, Logarithmic Amplifiers, Exponentiators, RMS Converters, and Active Filters. It also shows clearly how to specify and test these functions, which are increasingly becoming available in the form of integrated circuits. As in previous Burr-Brown books, the emphasis is on practicality while maintaining a rigorous treatment of theory. Numerous graphs and formulas are presented to allow the user to obtain optimum circuit performance (over 300 pages and 200 illustrations).

## DESIGNING WITH OPERATIONAL AMPLIFIERS

### Applications Alternatives

This latest volume in Burr-Brown's well-known series on Operational Amplifiers presents a wealth of new applications and circuit techniques which have evolved since publication of the previous two books. The applications are presented in a manner that will aid the user in developing further circuits. In addition to providing completed designs, the applications include explanations of circuit operation. Practical limitations are discussed and pertinent design equations presented to allow adaptation to specific application requirements.

New applications include amplifier performance improvement techniques, signal analyzers, signal conditioners, absolute-value circuits, signal generators, computing circuits, data transmission circuits, and test and measurement circuits (approximately 270 pages and 200 illustrations).

## OPERATIONAL AMPLIFIERS

### Design and Applications

Covering basic theory, test methods, amplifier design techniques, and applications, this pioneer work provides *practical* information which can be directly applied to instrumentation design.

The book is divided into two principal parts and two appendices. Part I considers the design of operational amplifiers, offers insight into the factors determining performance characteristics, and outlines the techniques available for their control. Part II presents a wide range of practical operational amplifier applications, and provides sufficient descriptions of operation to permit design adaption from the specific circuits described. In Appendix A the basic theory of operational amplifiers is reviewed to provide an accompanying reference. Appendix B gives concise definitions of the performance parameters used to characterize operational amplifiers, and provides associated test circuits (over 470 pages and 300 illustrations).

# APPLICATIONS OF OPERATIONAL AMPLIFIERS

## Third Generation Techniques

This is the second volume in the operational amplifier series. More than just a collection of circuit or theoretical analysis, the book presents numerous applications of operational amplifiers in a variety of electronic equipment: specialized amplifiers, signal controls, processors, waveform generators, and special-purpose circuits. It is a storehouse of detailed practical information, featuring numerous circuit diagrams, circuit values, pertinent design equations, error sources,

and test-based comments on the efficiency of the arrangements and devices (over 230 pages and 170 illustrations).

## BURR-BROWN UPDATE

The Burr-Brown *Update* is published several times per year to keep our customers informed about new product developments, literature, and applications. If you would like to receive this publication on a regular basis, please contact your nearest Burr-Brown sales office or representative and ask to be put on our *Update* mailing list.


## APPLICATION NOTES

Burr-Brown engineers have compiled a library of Application Notes to assist you in your designs. These notes are listed below and are available on request.

Varying Comparator Hysteresis Without Shifting Initial Trip Point .....	AN-62
Electronic Controller with an Equilibrium Sustaining Mode .....	AN-63
Combine Two Operational Amplifiers to Avoid the Speed/Accuracy Compromise .....	AN-64
Using Operational Amplifiers in Low Noise Applications .....	AN-68
Analog Shaping .....	AN-70
Design of a Unique Precision Controlled Current Source .....	AN-74
Instrumentation Amplifiers .....	AN-75
Principles of Data Acquisition and Conversion .....	AN-79
Heat Sinks .....	AN-83
Squeeze High Performance Out of Low Cost Hybrid Data Conversion .....	AN-86
Software Conversion of Analog Outputs to Analog Inputs .....	AN-88
What Designers Should Know About Data Converter Drift .....	AN-89
Differential Optical Coupler Hits New High in Linearity Stability .....	AN-90
Getting Transducers to "Talk" to Digital Computers .....	AN-91
Unique Transformer Design Shrinks Hybrid Isolation Amplifiers' Size and Cost .....	AN-93
Programmable Handheld Calculator Computes Digital-to-Analog Converter Errors .....	AN-94
Using the MP8418 .....	AN-95
Isolated Digital Input/Output Microcomputer Peripherals Solve Industrial Problems .....	AN-96
Static and Dynamic Testing of Digital-to-Analog Converters .....	AN-99
Testing Analog-to-Digital Converters .....	AN-100
Correcting Errors Digitally in Data Acquisition and Control .....	AN-101
To Sidestep Track/Hold Pitfalls, Recognize Subtle Design Errors .....	AN-102
Instrumentation Amplifiers Sift Signals from Noise .....	AN-103
Advantages of ECL for High Speed, High Accuracy, D/A Conversion .....	AN-105
Diode-Connected FET Protects Operational Amplifiers .....	AN-106
VFC32 Operation at 500kHz .....	AN-109

A $-55^{\circ}\text{C}$ to $+200^{\circ}\text{C}$ , 12-Bit A/D Converter .....	AN-112
Data Converter Test Methods for Digital Audio Applications .....	AN-113
Settling Times .....	AN-115
Tiny Hybrid Delivers King-Sized Isolation .....	AN-117
Two-Wire Transmitter Promotes Painless Process Control .....	AN-118
Test Digital-to-Analog Converters Accurately and Economically .....	AN-121
Superposition: The Hidden Digital-to-Analog Converter Linearity Error .....	AN-122
Understanding Power Amplifier Specifications .....	AN-123
Glossary of Terms and Definitions for Microcomputer I/O Systems .....	AN-124
ISO100 Isolation Amplifier Error Sources: A Guide to Optimizing Accuracy .....	AN-126
The SWOP AMP®—A Low-Power Op Amp with Multiplexed Inputs .....	AN-127
Mold Circuit Response with a Multifunction Converter .....	AN-128
Automatically Test the Linearity of 12-Bit Analog-to-Digital Converters .....	AN-129
Voltage-to-Frequency Converters Offer Useful Options in Analog-to-Digital Conversion ....	AN-130
Maintaining Accuracy in High-Resolution Analog-to-Digital Converters .....	AN-131
PCI-20000 Personal Computer Interface System Sample Configurations .....	AN-132
Measuring Waveform Recorder Performance .....	AN-133
3554 Frequency Compensation .....	AN-134
Data Acquisition, Test, Measurement, Analysis and Control Using "Labtech" Notebook .....	AN-135
SWOP AMP®, Analog-to-Digital Converter Make Zero-Droop Sample/Hold .....	AN-136
A High Speed Peak Detector .....	AN-137
Capturing and Analyzing Transient Waveforms with a Personal Computer .....	AN-138
Single-Supply Operation of Operational Amplifiers .....	AN-139
Programming Your PC for Data Acquisition Applications Using IBM™-Compatible PCs .....	AN-142

# OPERATIONAL AMPLIFIERS



Burr-Brown operational amplifiers are listed in eight applications groups and are described below. This enables the user to determine and select the best operational amplifier available for a design requirement. Instrumentation amplifiers and isolation amplifiers are described in sections 2 and 3 respectively.

**General Purpose**—General purpose operational amplifiers are suited for a wide variety of applications. They give moderately good performance over a wide range of parameters at moderate cost. This applications group contains both FET and bipolar input models with frequency responses of 0.5MHz to 1.5MHz and offset voltages as low as 1mV.

**Low Drift**—Low drift operational amplifiers are best suited for applications where accuracy must be preserved over a substantial temperature range. These amplifiers are optimized to minimize the initial input offset voltage and input offset voltage change with temperature. Input offset drifts from  $0.1\mu\text{V}/^\circ\text{C}$  to  $5\mu\text{V}/^\circ\text{C}$  are available within this group.

**Low Bias Current**—Low bias current operational amplifiers consist of FET input designs. This group includes amplifiers with input bias currents from 0.01pA to 1nA. Applications with large feedback resistances or large source resistances (long time constants, integrators, current sources, etc.) and buffer applications will benefit by the use of low bias current amplifiers.

**Low Noise**—This group contains low noise bipolar and FET input operational amplifiers. Burr-Brown units offer guaranteed noise spectral density, 100% tested. In applications like low noise signal conditioning, light measurements, radiation measurements, photodiode circuits or low noise data acquisition, the fully characterized and tested voltage noise performance of these units allows the designer to truly bound noise errors.

**Wideband**—Wideband operational amplifiers have bandwidths greater than 10MHz. This group also contains fast settling and high slew rate amplifiers. These amplifiers reduce phase errors at high frequencies and accurately reproduce complex waveforms. These amplifiers are well suited for pulse, video, fast settling, and multiplexing applications.

**High Voltage**—The amplifiers in this group are designed to provide large output voltage swings and to operate on wide ranges of supply voltage. Output voltages greater than  $\pm 10V$  and up to  $\pm 145V$  are available in this applications group (up to 290V, single supply). These amplifiers provide good frequency response and performance in other parameters. Most models have electrically isolated packages and automatic thermal sensing and shutdown. All units have FET inputs to minimize bias current errors when the amplifier is used with the large resistances usually found with high voltage amplifiers.

**High Current**—These amplifiers provide output currents from  $\pm 10mA$  to  $\pm 10A$ . They are used with small load resistances, coax cable impedance, and with power booster applications. Many units have self-contained thermal sensing and shutdown to automatically protect the amplifiers from overheating and damage. All of these units have electrically isolated packages.

**Unity-Gain Buffer (Power Booster)**—Unity-gain buffer amplifiers have a wide variety of applications. They are used to boost the output current capability of another amplifier, buffer an impedance that might load a critical circuit or to be an input impedance converter from an input which must not be loaded. These amplifiers may also be used inside the feedback loop of another operational amplifier to form a current-boosted, composite amplifier.



# SELECTION GUIDE

## GENERAL PURPOSE

These moderately priced FET and bipolar op amps offer good performance over a wide range of parameters. These are good options when a special function op amp is not required. You can be

confident that Burr-Brown's quality and reliability are inherent in their design.

GENERAL PURPOSE												
Description	Model	Offset Voltage, max		Bias Current (25°C), max (nA)	Open Loop Gain, min (dB)	Frequency Response		Rated Output, min		Temp Range <sup>(1)</sup>	Package	Page
		At 25°C (±mV)	Temp Drift (±μV/°C)			Unity Gain (MHz)	Slew Rate (V/μsec)	(±V)	(±mA)			
Low Power	OPA21GZ	0.5	5	50	114	0.3	0.2	13.6	1.3	Ind	DIP	1-13
	OPA21EZ	0.1	1	25	120	0.3	0.2	13.7	1.4	Ind	DIP	1-13
Switchable Input	OPA201AG	0.5	5	50	114	0.5	0.1	13.5	5	Com	DIP	1-87
	OPA201BG	0.2	2	40	114	0.5	0.1	13.5	5	Com	DIP	1-87
	OPA201CG	0.1	1	25	120	0.5	0.1	13.5	5	Com	DIP	1-87
	OPA201SG	0.2	2	40	114	0.5	0.1	13.5	5	MIL	DIP	1-87
FET	OPA103AM	0.50	25	-0.002	106	1	1.3	10	5	Ind	TO-99	1-45
	OPA103BM	0.50	15	-0.001	106	1	1.3	10	5	Ind	TO-99	1-45
	OPA103CM	0.25	5	-0.001	106	1	1.3	10	5	Ind	TO-99	1-45
	OPA103DM	0.25	2	-0.001	106	1	1.3	10	5	Ind	TO-99	1-45
Low Cost FET	OPA121KP	3	10	±0.010	106	2	2	10	5	Com	DIP	1-67
	OPA121KM	2	10	±0.005	110	2	2	10	5	Com	TO-99	1-67
Wide Temp Range	OPA11HT	5	5 <sup>(2)</sup>	±25	94	12.0	7.0	10	15	-55°C to +175°C	TO-99	1-9
	OPA27HT	0.05	0.25 <sup>(2)</sup>	1μA	120	6	1.9	12	16 <sup>(2)</sup>	-55°C to +200°C	TO-99	1-29
	OPA37HT	0.05	0.25 <sup>(2)</sup>	1μA	120	36	11.9	12	16 <sup>(2)</sup>	-55°C to +200°C	TO-99	1-29
	OPA111HT	0.5	8 <sup>(2)</sup>	0.002	114	2	2	10	5	-55°C to +200°C	TO-99	1-63

NOTES: (1) Com = 0 to +70°C; Ind = -25°C to +85°C; MIL = -55°C to +125°C. (2) Typical.

## LOW DRIFT

Low offset voltage drift vs temperature performance in both FET and bipolar input types is obtained by our sophisticated drift compensation techniques. First, the drift is measured and then

special laser trim techniques are used to minimize the drift and the initial offset voltage at 25°C. Finally, "max drift" performance is retested for conformance with specifications.

LOW DRIFT (≤5μV/°C)												
Description	Model	Offset Voltage, max		Bias Current (25°C), max (nA)	Open Loop Gain, min (dB)	Frequency Response		Rated Output, min		Temp Range <sup>(1)</sup>	Package	Page
		At 25°C (±mV)	Temp Drift (±μV/°C)			Unity Gain (MHz)	Slew Rate (V/μsec)	(±V)	(±mA)			
FET	OPA103CM	0.25	5	-0.001	106	1	1.3	10	5	Ind	TO-99	1-45
	OPA103DM	0.25	2	-0.001	106	1	1.3	10	5	Ind	TO-99	1-45
	OPA111AM	0.5	5	±0.002	114	2	2	11	5	Ind	TO-99	1-53
	OPA111BM	0.25	1	±0.001	120	2	2	11	5	Ind	TO-99	1-53
Wideband	OPA111SM	0.5	5	±0.002	114	2	2	11	5	MIL	TO-99	1-53
	OPA156AM	2	5	0.05	94	6	14	10	5	MIL	TO-99	1-81
	OPA356AM	2	5	0.05	94	6	14	10	5	Com	TO-99	1-81
Dual FET	OPA606LM	0.5	5	±0.01	100	13	35	12	5	Com	TO-99	1-135
	OPA211BM	0.5	2.8	±0.004	114	2	2	11	5	Ind	TO-99	1-143

LOW DRIFT ( $\leq 5\mu\text{V}/^\circ\text{C}$ ) (continued)													
Description	Model	Offset Voltage, max		Bias Current (25°C), max (nA)	Open Loop Gain, min (dB)	Frequency Response		Rated Output, min		Temp Range <sup>(1)</sup>	Package	Page	
		At 25°C (±mV)	Temp Drift (±μV/°C)			Unity Gain (MHz)	Slew Rate (V/μsec)	(±V)	(±mA)				
Bipolar	OPA27A	0.025	0.6	±40	120	8	1.9	12	16.6	MIL		1-17	
	OPA37A	0.025	0.6	±40	120	63 <sup>(2)</sup>	11.9	12	16.6	MIL		1-17	
	OPA27B	0.060	1.3	±55	120	8	1.9	12	16.6	MIL		1-17	
	OPA37B	0.060	1.3	±55	120	63 <sup>(2)</sup>	11.9	12	16.6	MIL		1-17	
	OPA27C	0.100	1.8	±80	117	8	1.9	12	16.6	MIL		1-17	
	OPA37C	0.100	1.8	±80	117	63 <sup>(2)</sup>	11.9	12	16.6	MIL	TO-99/ DIP		1-17
	OPA27E	0.025	0.6	±40	120	8	1.9	12	16.6	Ind			1-17
	OPA37E	0.025	0.6	±40	120	63 <sup>(2)</sup>	11.9	12	16.6	Ind			1-17
	OPA27F	0.060	1.3	±55	120	8	1.9	12	16.6	Ind			1-17
	OPA37F	0.060	1.3	±55	120	63 <sup>(2)</sup>	11.9	12	16.6	Ind			1-17
	OPA27G	0.100	1.8	±80	117	8	1.9	12	16.6	Ind			1-17
	OPA37G	0.100	1.8	±80	117	63 <sup>(2)</sup>	11.9	12	16.6	Ind			1-17
	OPA27GP	0.100	1.8	±80	117	8	1.9	12	16.6	Com	DIP		1-17
	OPA37GP	0.100	1.8	±80	117	63 <sup>(2)</sup>	11.9	12	16.6	Com	DIP		1-17
Ultra-Low Bias FET	OPA128LM	0.5	5	±75fA	110	1	3	10	5	Com	TO-99	1-73	
Low Power	OPA21EZ	0.1	1	25	120	0.3	0.2	13	5	Ind	DIP	1-13	
	OPA21GZ	0.5	5	50	114	0.3	0.2	13	5	Ind	DIP	1-13	

NOTES: (1) Com = 0 to +70°C, Ind = -25°C to +85°C, MIL = -55°C to +125°C. (2) Gain-bandwidth product for OPA37.  $A_v = 5$  minimum.

### LOW BIAS CURRENT

Our many years of experience in designing, manufacturing and testing FET amplifiers gives us unique abilities in providing low and ultra low bias current op amps. These amplifiers offer bias

currents as low as 75fA ( $75 \times 10^{-15}$  amps) and low voltage drift as low as  $1\mu\text{V}/^\circ\text{C}$ . With offset voltage laser-trimmed to as low as  $250\mu\text{V}$ , the need for expensive trim pot adjustments is eliminated.

LOW BIAS CURRENT ( $\leq 100\text{pA}$ )												
Description	Model <sup>(1)</sup>	Offset Voltage, max		Bias Current (25°C), max (pA)	Open Loop Gain, min (dB)	Frequency Response		Rated Output, min		Temp Range <sup>(2)</sup>	Package	Page
		At 25°C (±mV)	Temp Drift, (±μV/°C)			Unity Gain (MHz)	Slew Rate (V/μsec)	(±V)	(±mA)			
Premium Performance	OPA111AM	0.5	5	±2	114	2	2	11	5	Ind	TO-99	1-53
	OPA111BM	0.25	1	±1	120	2	2	11	5	Ind	TO-99	1-53
	OPA111SM	0.5	5	±2	114	2	2	11	5	MIL	TO-99	1-53
Low Bias Current	OPA103AM	0.50	25	-2	106	1	1.3	10	5	Ind	TO-99	1-45
	OPA103BM	0.50	15	1	106	1	1.3	10	5	Ind	TO-99	1-45
	OPA103CM	0.25	5	-1	106	1	1.3	10	5	Ind	TO-99	1-45
	OPA103DM	0.25	2	-1	106	1	1.3	10	5	Ind	TO-99	1-45
Low Noise	OPA101AM	0.50	10	-15	94	10	6.5	12	12	Ind	TO-99	1-33
	OPA101BM	0.25	5	-10	94	10	6.5	12	12	Ind	TO-99	1-33
	OPA102AM	0.50	10	-15	94	40	14	12	12	Ind	TO-99	1-33
	OPA102BM	0.25	5	-10	94	40	14	12	12	Ind	TO-99	1-33
Ultra-Low Bias Current	OPA104AM	1.0	25	-0.300	106	1	2.2	10	5	Ind	TO-99	1-49
	OPA104BM	0.50	15	-0.150	106	1	2.2	10	5	Ind	TO-99	1-49
	OPA104CM	0.50	10	-0.075	106	1	2.2	10	5	Ind	TO-99	1-49
	3528AM, (Q)	0.50	15	-0.300	88	0.7	0.3	10	5	Ind	TO-99	1-174
	3528BM, (Q)	0.25	5	-0.150	92	0.7	0.3	10	5	Ind	TO-99	1-174
	3528CM, (Q)	0.50	10	-0.075	90	0.7	0.3	10	5	Ind	TO-99	1-174
	OPA128JM	1	20	±0.300	94	1	3	10	5	Com	TO-99	1-73
	OPA128KM	0.5	10	±0.150	110	1	3	10	5	Com	TO-99	1-73
	OPA128LM	0.5	5	±0.075	110	1	3	10	5	Com	TO-99	1-73
	OPA128SM	0.5	10	±0.150	110	1	3	10	5	MIL	TO-99	1-73
Dual FET	OPA2111AM	0.75	6	±8	110	2	2	11	5	Ind	TO-99	1-143
	OPA2111BM	0.5	2.8	±4	114	2	2	11	5	Ind	TO-99	1-143
	OPA2111SM	0.75	6	±8	110	2	2	11	5	MIL	TO-99	1-143
Quad FET	OPA404AG	1	3 <sup>(4)</sup>	±8	88	6.4	35	11.5	5	Ind	DIP	1-95
	OPA404BG	0.75	3 <sup>(4)</sup>	±4	92	6.4	35	12	5	Ind	DIP	1-95
	OPA404SG	1	3 <sup>(4)</sup>	±8	88	6.4	35	11.5	5	MIL	DIP	1-95
Low Cost	OPA121KM	2	10	±5	110	2	2	11	5	Com	TO-99	1-67
	OPA121KP	3	10	±10	106	2	2	11	5	Com	DIP	1-67

LOW BIAS CURRENT ( $\leq 100\text{pA}$ ) (continued)												
Description	Model <sup>(1)</sup>	Offset Voltage, max		Bias Current (25°C), max (pA)	Open Loop Gain, min (dB)	Frequency Response		Rated Output, min		Temp Range <sup>(2)</sup>	Package	Page
		At 25°C, ( $\pm\text{mV}$ )	Temp Drift, ( $\pm\mu\text{V}/^\circ\text{C}$ )			Unity Gain (MHz)	Slew Rate (V/ $\mu\text{sec}$ )	( $\pm\text{V}$ )	( $\pm\text{mA}$ )			
						min	min					
Wideband	3554AM, (Q)	2	50	-50	100	1000	1000	10	100	Ind	TO-3	1-188
	3554BM, (Q)	1	15	-50	100	1000	1000	10	100	Ind	TO-3	1-188
	3554SM, (Q)	1	25	-50	100	1000	1000	10	100	MIL	TO-3	1-188
	OPA156AM	2	5	50	94	6	14	10	5	MIL	TO-99	1-81
	OPA356AM	2	5	50	94	6	14	10	5	Com	TO-99	1-81
	OPA606KM	1.5	5 <sup>(4)</sup>	$\pm 15$	95	12.5	33	11	5	Com	TO-99	1-135
	OPA606LM	0.5	5	$\pm 10$	100	13	35	12	5	Com	TO-99	1-135
	OPA606SM	1.5	5 <sup>(4)</sup>	$\pm 15$	95	12.5	33	11	5	MIL	TO-99	1-135
OPA606KP	3	10 <sup>(4)</sup>	$\pm 25$	90	12	30	11	5	Com	DIP	1-135	
High Current	3571AM, (Q)	2	40	-100	94	0.5	3	30	1A	Ind	TO-3	1-196
	3572AM	2	40	-100	94	0.5	3	30	2A	Ind	TO-3	1-196
High Voltage	3580J	10	30	-50	86	5	15	30	60	Com	TO-3	1-206
	3581J	3	25	-20	94	5	20	70	30	Com	TO-3	1-206
	3582J, (Q)	3	25	-20	100	5	20	145	15	Com	TO-3	1-206
	3583AM, (Q)	3	25	-20	105	5	30	140	75	Ind	TO-3	1-210
	3583JM	3	25	-20	94	5	30	140	75	Com	TO-3	1-210
	3584JM, (Q)	3	25	-20	100	20	150	145	15	Com	TO-3	1-214
Fast Settling	OPA600VM	4	20	-100	86	6000 <sup>(3)</sup>	500	10	200	MIL	DIP	12-94
	OPA600UM	5	100	-100	86	6000 <sup>(3)</sup>	500	10	200	MIL	DIP	12-94
Low Cost, Ultra-Low Bias Current	AD515JH	3	50	0.300	86	0.35	1	10	5	Com	TO-99	1-153
	AD515KH	1	15	0.150	92	0.35	1	10	5	Com	TO-99	1-153
	AD515LH	1	25	0.075	88	0.35	1	10	5	Com	TO-99	1-153

NOTES: (1) "(Q)" indicates product also available with screening for increased reliability. See High Reliability Screening, section 12. (2) Com = 0 to +70°C; Ind = -25°C to +85°C; MIL = -55°C to +125°C. (3) Gain-bandwidth product. (4) Typical.

### LOW NOISE

Now both FET and bipolar input op amps are offered with guaranteed low noise specifications. Until now the designer had to rely on "typical" specs for his demanding low noise designs. These

fully characterized parts allow a truly complete error budget calculation.

LOW NOISE (Guaranteed $e_n$ )														
Description	Model	Noise Voltage at 10kHz, max (nV/ $\sqrt{\text{Hz}}$ )	Bias Current (25°C), max (pA)	Offset Voltage, max		Open Loop Gain, min (dB)	Frequency Response		Rated Output, min		Temp Range <sup>(1)</sup>	Package	Page	
				At 25°C ( $\pm\text{mV}$ )	Temp Drift ( $\pm\mu\text{V}/^\circ\text{C}$ )		GBW (MHz)	Slew Rate, min (V/ $\mu\text{sec}$ )	( $\pm\text{V}$ )	( $\pm\text{mA}$ )				
							min	min						
Bipolar	OPA27A	3.8	$\pm 40\text{nA}$	0.025	0.6	120	8	1.7	12	16.6	MIL	TO-99	1-17	
	OPA37A	3.8	$\pm 40\text{nA}$	0.025	0.6	120	63	11	12	16.6	MIL	TO-99	1-17	
	OPA27B	3.8	$\pm 55\text{nA}$	0.060	1.3	120	8	1.7	12	16.6	MIL	TO-99	1-17	
	OPA37B	3.8	$\pm 55\text{nA}$	0.060	1.3	120	63	11	12	16.6	MIL	TO-99	1-17	
	OPA27C	4.5	$\pm 80\text{nA}$	0.100	1.8	117	8	1.7	12	16.6	MIL	TO-99	1-17	
	OPA37C	4.5	$\pm 80\text{nA}$	0.100	1.8	117	63	11	12	16.6	MIL	TO-99/ DIP	1-17	
	OPA27E	3.8	$\pm 40\text{nA}$	0.025	0.6	120	8	11	12	16.6	Ind	TO-99	1-17	
	OPA37E	3.8	$\pm 40\text{nA}$	0.025	0.6	120	63	11	12	16.6	Ind	TO-99	1-17	
	OPA27F	3.8	$\pm 55\text{nA}$	0.060	1.3	120	8	1.7	12	16.6	Ind	TO-99	1-17	
	OPA37F	3.8	$\pm 55\text{nA}$	0.060	1.3	120	63	11	12	16.6	Ind	TO-99	1-17	
	OPA27G	4.5	$\pm 80\text{nA}$	0.100	1.8	117	8	1.7	12	16.6	Ind	TO-99	1-17	
	OPA37G	4.5	$\pm 80\text{nA}$	0.100	1.8	117	63	11	12	16.6	Ind	TO-99	1-17	
	FET	OPA101AM	8	-15	0.5	10	94	20	5	12	12	Ind	TO-99	1-33
		OPA101BM	8	-10	0.25	5	94	20	5	12	12	Ind	TO-99	1-33
OPA102AM		8	-15	0.5	10	94	40	10	12	12	Ind	TO-99	1-33	
OPA102BM		8	-10	0.25	5	94	40	10	12	12	Ind	TO-99	1-33	
OPA111AM		8	$\pm 2$	0.5	5	114	2	1	11	5	Ind	TO-99	1-53	
OPA111BM		8	$\pm 1$	0.25	1	120	2	1	11	5	Ind	TO-99	1-53	
OPA111SM		8	$\pm 2$	0.5	5	114	2	1	11	5	MIL	TO-99	1-53	
OPA606LM		13	$\pm 10$	0.5	5	100	13	25	12	5	Com	TO-99	1-135	
Low Cost	OPA27GP	4.5	$\pm 80\text{nA}$	0.100	1.8	117	8	1.9 <sup>(2)</sup>	10	16.6	Com	DIP	1-17	
	OPA37GP	4.5	$\pm 80\text{nA}$	0.100	1.8	117	63	11.9 <sup>(2)</sup>	10	16.6	Com	DIP	1-17	
Dual FET	OPA2111AM	8	$\pm 8$	0.75	6	110	2	1	11	5	Ind	TO-99	1-143	
	OPA2111BM	8	$\pm 4$	0.5	2.8	114	2	1	11	5	Ind	TO-99	1-143	
	OPA2111SM	8	$\pm 4$	0.75	6	110	2	1	11	5	MIL	TO-99	1-143	

NOTES: (1) Ind = -25°C to +85°C; MIL = -55°C to +125°C; Com = 0°C to +70°C. (2) Typical.

### UNITY-GAIN BUFFER (Power Booster)

These versatile amplifiers: boost the output current capability of another amplifier; buffer an impedance that might load a critical circuit; may be used inside the feedback loop of another op amp to

form a current-booster, composite amplifier. Currents as high as  $\pm 100\text{mA}$  are available with speeds of  $2000\text{V}/\mu\text{sec}$ .

UNITY-GAIN BUFFER													
Description	Model	Rated Output, min		Frequency Response			Gain (V/V)	Input Impedance ( $\Omega$ )	Open Loop Gain (dB)	Temp Range <sup>(1)</sup>	Package	Page	
		( $\pm\text{V}$ )	( $\pm\text{mA}$ )	-3dB (MHz)	Full Power BW (MHz)	Slew Rate (V/ $\mu\text{sec}$ )							
Noninverting	3553AM	10	200	300	32	2000	$\approx 1$	$10^{11}$	NA	Ind	TO-3	1-184	

NOTES: (1) Ind =  $-25^\circ\text{C}$  to  $+85^\circ\text{C}$ .

### WIDE BANDWIDTH

Design expertise in wideband circuits combines with our fully Burr-Brown high speed amplifiers also offer outstanding DC developed technology to create cost effective wideband op amps. performance specifications.

WIDE BANDWIDTH ( $\geq 5\text{MHz}$ )													
Description	Model <sup>(1)</sup>	Frequency Response		$t_s$ $\pm 0.1\%$ (nsec)	Compensation	Rated Output, min		Offset Voltage, max		Open Loop Gain, min (dB)	Temp Range <sup>(2)</sup>	Package	Page
		GBW (MHz)	Slew Rate, min (V/ $\mu\text{sec}$ )			( $\pm\text{V}$ )	( $\pm\text{mA}$ )	At $25^\circ\text{C}$ ( $\pm\text{mV}$ )	Temp Drift ( $\pm\mu\text{V}/^\circ\text{C}$ )				
FET	3554AM, (Q)	1700	1000	120	ext.	10	100	2	50	100	Ind	TO-3	1-188
	3554BM, (Q)	A=1000	1000	120	ext.	10	100	1	15	100	Ind	TO-3	1-188
	3554SM, (Q)	1000	1000	120	ext.	10	100	1	25	100	MIL	TO-3	1-188
	3551J	50, A=10	250	400	ext.	10	10	1	50 <sup>(3)</sup>	88	Com	TO-99	1-180
	3551S, (Q)	50, A=10	250	400	ext.	10	10	1	50 <sup>(3)</sup>	88	MIL	TO-99	1-180
	3550J	10, A=10	65	400	int.	10	10	1	50 <sup>(3)</sup>	88	Com	TO-99	1-176
3550K	20, A=1	100	400	int.	10	10	1	50 <sup>(3)</sup>	88	Com	TO-99	1-176	
	10, A=1	65	400	int.	10	10	1	50 <sup>(3)</sup>	88	MIL	TO-99	1-176	
	3550S, (Q)	10, A=1	65	400	int.	10	10	1	50 <sup>(3)</sup>	88	MIL	TO-99	1-176
Bipolar	3508J	100, A=100	20	—	ext.	10	10	5	30 <sup>(3)</sup>	98	Com	TO-99	1-163
	3507J, (Q)	20, A=10	80	200	ext.	10	10	10	30 <sup>(3)</sup>	83	Com	TO-99	1-161
FET	OPA156AM	6, A=1	10	1.5 $\mu\text{sec}$	int.	10	5	2	5	94	MIL	TO-99	1-81
	OPA356AM	6, A=1	10	1.5 $\mu\text{sec}$	int.	10	5	2	5	94	Com	TO-99	1-81
	OPA605H	200, A=1000	300 <sup>(3)</sup>	300	ext.	10	30	1	25	96 <sup>(3)</sup>	Com	DIP	1-129
	OPA605A	200, A=1000	300 <sup>(3)</sup>	300	ext.	10	30	1	25	96 <sup>(3)</sup>	Ind	DIP	1-129
	OPA605K	200, A=1000	300 <sup>(3)</sup>	300	ext.	10	30	0.5	5	96 <sup>(3)</sup>	Com	DIP	1-129
	OPA605C	200, A=1000	300 <sup>(3)</sup>	300	ext.	10	30	0.5	5	96 <sup>(3)</sup>	Ind	DIP	1-129
	OPA606KM	12.5	22	1 $\mu\text{sec}$	int.	11	5	1.5	5 <sup>(3)</sup>	95	Com	TO-99	1-135
	OPA606LM	13	25	1 $\mu\text{sec}$	int.	12	5	0.5	5	100	Com	TO-99	1-135
	OPA606SM	12.5	22	1 $\mu\text{sec}$	int.	11	5	1.5	5 <sup>(3)</sup>	95	MIL	TO-99	1-135
	OPA606KP	12	20	1 $\mu\text{sec}$	int.	11	5	3	10 <sup>(3)</sup>	90	Com	TO-99	1-135
Quad FET	OPA404AG	6.4	24	600	int.	11.5	5	1	3 <sup>(3)</sup>	88	Ind	DIP	1-95
	OPA404BG	6.4	28	600	int.	12	5	0.75	3 <sup>(3)</sup>	92	Ind	DIP	1-95
	OPA404SG	6.4	24	600	int.	11.5	5	1	3 <sup>(3)</sup>	88	MIL	DIP	1-95
Low Noise Bipolar	OPA27A	8, A=1	1.7	—	int. <sup>(4)</sup>	12	16.6	0.025	0.6	120	MIL	TO-99/ DIP	1-17
	OPA37A	63, A=5	11	—	int. <sup>(4)</sup>	12	16.6	0.025	0.6	120	MIL		1-17
	OPA27B	8, A=1	1.7	—	int. <sup>(4)</sup>	12	16.6	0.060	1.3	120	MIL		1-17
	OPA37B	63, A=5	11	—	int. <sup>(4)</sup>	12	16.6	0.060	1.3	120	MIL		1-17
	OPA27C	8, A=1	1.7	—	int. <sup>(4)</sup>	12	16.6	0.100	1.8	117	MIL		1-17
	OPA37C	63, A=5	11	—	int. <sup>(4)</sup>	12	16.6	0.100	1.8	117	MIL		1-17
	OPA27E	8, A=1	1.7	—	int. <sup>(4)</sup>	12	16.6	0.025	0.6	120	Ind		1-17
	OPA37E	63, A=5	11	—	int. <sup>(4)</sup>	12	16.6	0.025	0.6	120	Ind		1-17
	OPA27F	8, A=1	1.7	—	int. <sup>(4)</sup>	12	16.6	0.060	1.3	120	Ind		1-17
	OPA37F	63, A=5	11	—	int. <sup>(4)</sup>	12	16.6	0.060	1.3	120	Ind		1-17
	OPA27G	8, A=1	1.7	—	int. <sup>(4)</sup>	12	16.6	0.100	1.8	117	Ind		1-17
	OPA37G	63, A=5	11	—	int. <sup>(4)</sup>	12	16.6	0.100	1.8	117	Ind		1-17
Low Noise FET	OPA101AM	20, A=100	5	2.5 $\mu\text{sec}$	int.	12	12	0.5	10	94	Ind	TO-99	1-33
	OPA101BM	20, A=100	5	2.5 $\mu\text{sec}$	int.	12	12	0.25	5	94	Ind	TO-99	1-33
	OPA102AM	40, A=100	10	1.5 $\mu\text{sec}$	int.	12	12	0.5	10	94	Ind	TO-99	1-33
OPA102BM	40, A=100	10	1.5 $\mu\text{sec}$	int.	12	12	0.25	5	94	Ind	TO-99	1-33	
Fast Settling	OPA600UM	6000, A=1000	500	80	ext.	9	180	5	100	86	MIL	DIP	12-94
	OPA600VM	6000, A=1000	500	80	ext.	9	180	4	20	86	MIL	DIP	12-94
	OPA600BM	5000, A=1000	500	80	ext.	9	180	$\pm 5$	$\pm 80$	86	Ind	DIP	1-121
	OPA600CM	5000, A=1000	500	80	ext.	9	180	$\pm 4$	$\pm 40$	86	Ind	DIP	1-121
	OPA600SM	5000, A=1000	500	80	ext.	9	180	$\pm 5$	$\pm 100$	86	MIL	DIP	1-121
	OPA600TM	5000, A=1000	500	80	ext.	9	180	$\pm 4$	$\pm 80$	86	MIL	DIP	1-121
Unity-Gain Buffer	3553AM, (Q)	32	2000	—	—	10	200	50	300 <sup>(3)</sup>	NA	Ind	TO-3	1-184

WIDE BANDWIDTH ( $\geq 5\text{MHz}$ ) (continued)													
Description	Model <sup>(1)</sup>	Frequency Response		$t_s$ $\pm 0.1\%$ (nsec)	Compensation	Rated Output, min		Offset Voltage, max		Open Loop Gain, min (dB)	Temp Range <sup>(2)</sup>	Package	Page
		GBW (MHz)	Slew Rate, min (V/ $\mu\text{sec}$ )			$\pm V$	$\pm mA$	At 25°C ( $\pm mV$ )	Temp Drift ( $\pm \mu V/^\circ C$ )				
Low Cost	OPA27GP	8, A = 1	1.9 <sup>(3)</sup>	—	int. <sup>(4)</sup>	12	16.6	0.100	1.8	117	Com	DIP	1-17
	OPA37GP	63, A = 5	11.9 <sup>(3)</sup>	—	int. <sup>(4)</sup>	12	16.6	0.100	1.8	117	Com	DIP	1-17
Wide Temp Range	OPA27HT	6, A = 1	1.9	—	int. <sup>(4)</sup>	12	16.6 <sup>(3)</sup>	0.050	0.25 <sup>(3)</sup>	120	-55°C to +200°C	TO-99	1-29
	OPA37HT	36, A = 5	11.9	—	int. <sup>(4)</sup>	12	16.6 <sup>(3)</sup>	0.050	0.25 <sup>(3)</sup>	120		TO-99	1-29
	OPA11HT	12, A = 1	4	1.5 $\mu\text{sec}$	ext.	10	15	5 <sup>(3)</sup>	5	98	-55°C to +200°C	TO-99	1-9

NOTES: (1) "(Q)" indicates product also available with screening for increased reliability. See High Reliability Screening, section 12. (2) Com = 0 to +70°C; Ind = -25°C to +85°C; MIL = -55°C to +125°C. (3) Typical. (4) G = 5 min for OPA37.

### HIGH VOLTAGE—HIGH CURRENT

These IC op amp designs set the pace for the industry and are a

product of our extensive hybrid circuit technology. Output currents up to  $\pm 10A$  peak and voltages up to  $\pm 145V$  are available.

Output voltages  $> \pm 30V$  to  $\pm 145V$ .

HIGH VOLTAGE												
Description	Model <sup>(1)</sup>	Rated Output, min		Offset Voltage, max		Bias Current (25°C), max (pA)	Frequency Response		Open Loop Gain (dB)	Temp Range <sup>(2)</sup>	Package	Page
		$\pm V$	$\pm mA$	At 25°C ( $\pm mV$ )	Temp Drift ( $\pm \mu V/^\circ C$ )		Unity Gain (MHz)	Slew Rate (V/ $\mu\text{sec}$ )				
FET	3584JM, (Q)	145	15	3	25	-20	20 <sup>(3)</sup>	150	120	Com	TO-3	1-214
	3583AM, (Q)	140	75	3	25	-20	5	30	118	Ind	TO-3	1-210
	3583JM	140	75	3	25	-20	5	30	118	Com	TO-3	1-210
	3582J	145	15	3	25	-20	5	20	118	Com	TO-3	1-206
	3581J	70	30	3	25	-20	5	20	112	Com	TO-3	1-206
	3580J	30	60	10	30	-50	5	15	106	Com	TO-3	1-206
	3571AM, (Q)	30	1A <sup>(4)</sup>	2	40	-100	0.5	3	94	Ind	TO-3	1-196
	3572AM	30	2A <sup>(5)</sup>	2	40	-100	0.5	3	94	Ind	TO-3	1-196

NOTES: (1) "(Q)" indicates product also available with screening for increased reliability. See High Reliability Screening, section 12. (2) Com = 0 to +70°C; Ind = -25°C to +85°C; MIL = -55°C to +125°C. (3) Gain-bandwidth product. (4) 2A peak. (5) 5A peak. (6) Contact factory.

Output currents  $> \pm 15mA$  to  $\pm 10A$ .

HIGH CURRENT												
Description	Model <sup>(1)</sup>	Rated Output, min		Offset Voltage, max		Bias Current (25°C), max (pA)	Frequency Response		Open Loop Gain (dB)	Temp Range <sup>(2)</sup>	Package	Page
		$\pm V$	$\pm mA$	At 25°C ( $\pm mV$ )	Temp Drift ( $\pm \mu V/^\circ C$ )		Unity Gain (MHz)	Slew Rate (V/ $\mu\text{sec}$ )				
High Power	OPA501AM	20	10A	10	65	40nA	1	1.35	94	Ind	TO-3	1-103
	OPA501BM	26	10A	5	40	20nA	1	1.35	98	Ind	TO-3	1-103
	OPA501RM	20	10A	10	65	40nA	1	1.35	94	MIL	TO-3	1-103
	OPA501SM	26	10A	5	40	20nA	1	1.35	98	MIL	TO-3	1-103
	OPA511AM	22	5A	10	65	40	1	1	91	Ind	TO-3	1-111
	OPA512BM	35	10A	6	65	30	4	2.5	110	Ind	TO-3	1-116
	OPA512SM	35	15A	3	40	20	4	2.5	110	MIL	TO-3	1-116
	3573AM	20	2A <sup>(5)</sup>	10	65	40nA	1	2.6	94	Ind	TO-3	1-202
	3572AM	30	2A <sup>(5)</sup>	2	40	-100	0.5	3	94	Ind	TO-3	1-196
	3571AM, (Q)	30	1A <sup>(4)</sup>	2	40	-100	0.5	3	94	Ind	TO-3	1-196
Wideband	3554AM, (Q)	10	100	2	50	-50	1700 <sup>(3)</sup>	1200	100	Ind	TO-3	1-188
	3554BM, (Q)	10	100	1	15	-50	1700 <sup>(3)</sup>	1200	100	Ind	TO-3	1-188
	3554SM, (Q)	10	100	1	25	-50	1700 <sup>(3)</sup>	1200	100	MIL	TO-3	1-188
High Voltage	3584JM, (Q)	145	15	3	25	-20	20 <sup>(3)</sup>	150	126	Com	TO-3	1-214
	3583AM	140	75	3	25	-20	5	30	118	Ind	TO-3	1-210
	3583JM	140	75	3	25	-20	5	30	118	Com	TO-3	1-210
	3582J	145	15	3	25	-20	5	20	118	Com	TO-3	1-206
	3581J	70	30	3	25	-20	5	20	112	Com	TO-3	1-206
	3580J	30	60	10	30	-50	5	15	106	Com	TO-3	1-206
Booster (Buffer)	3553AM, (Q)	10	200	50	300 <sup>(6)</sup>	-200 Bipolar	300	2000	NA	Ind	TO-3	1-184
	3329/03	10	100	50	—	—	5	—	NA	Ind	DIP	1-157

NOTES: (1) "(Q)" indicates product also available with screening for increased reliability. See High Reliability Screening, section 12. (2) Com = 0 to +70°C; Ind = -25°C to +85°C; MIL = -55°C to +125°C. (3) Gain-bandwidth product. (4) 2A peak. (5) 5A peak. (6) Typical.

# GLOSSARY OF TERMS AND DEFINITIONS

## Operational Amplifiers

### COMMON-MODE INPUT IMPEDANCE

The effective impedance (resistance in parallel with capacitance) between either input of an amplifier and its common, or ground terminal.

### COMMON-MODE REJECTION (CMR)

When both inputs of a differential amplifier experience the same common-mode voltage (CMV), the output should, ideally, be unaffected. CMR is the ratio of the common-mode input voltage change to the differential input voltage (error voltage) which produces the same output change.

$$\text{CMR (in dB)} = 20 \log_{10} \text{CMV/ Error Voltage}$$

Thus a CMR of 80dB means that 1V of common-mode voltage will cause an error of 100 $\mu$ V (referred to input).

### COMMON-MODE VOLTAGE (CMV)

That portion of an input signal which is common to both inputs of a differential amplifier. Mathematically it is defined as the average of the signals at the two inputs:

$$\text{CMV} = (e_1 + e_2)/2$$

### COMMON-MODE VOLTAGE GAIN

The ratio of the output signal voltage (ideally zero) to the common-mode input signal voltage.

### COMMON-MODE VOLTAGE RANGE

The range of input voltage for linear, nonsaturated operation.

### DIFFERENTIAL INPUT IMPEDANCE

The apparent impedance, resistance in parallel with capacitance, between the two input terminals.

### FULL POWER FREQUENCY RESPONSE

The maximum frequency at which a device can supply its peak-to-peak rated output voltage and current, without introducing significant distortion.

### GAIN-BANDWIDTH PRODUCT

A product of small signal, open-loop gain and frequency at that gain.

### INPUT BIAS CURRENT

The DC input current required at each input of an amplifier to provide zero output voltage when the input signal and input offset voltage are zero. The specified maximum is for each input.

### INPUT BIAS CURRENT VS SUPPLY VOLTAGE

The sensitivity of input bias current to the power supply voltages.

### INPUT BIAS CURRENT VS TEMPERATURE

The sensitivity of input bias current to temperature.

### INPUT CURRENT NOISE

The input current which would produce, at the output of a noiseless amplifier, the same output as that produced by the inherent noise generated internally in the amplifier when the source resistances are large.

### INPUT OFFSET CURRENT

The difference of the two input bias currents of a differential amplifier.

### INPUT OFFSET VOLTAGE

The DC input voltage required to provide zero voltage at the output of an amplifier when the input signal and input bias currents are zero.

### INPUT OFFSET VOLTAGE VS SUPPLY VOLTAGE I/PSRR

The sensitivity of input offset voltage to the power supply

voltages. Both power supply magnitudes are changed in the same direction and over the operating voltage range.

### INPUT OFFSET VOLTAGE VS TEMPERATURE (DRIFT)

The rate of change of input offset voltage with temperature. At Burr-Brown, this is the change in input offset voltage from 25°C to the maximum specification temperature, plus the change in input offset voltage from 25°C to the minimum specification temperature, this quantity divided by the specification temperature range.

### INPUT OFFSET VOLTAGE VS TIME

The sensitivity of input offset voltage to time.

### INPUT VOLTAGE NOISE

The differential input voltage which would produce, at the output of a noiseless amplifier, the same output as that produced by the inherent noise generated internally in the amplifier when the source resistances are small.

### MAXIMUM SAFE INPUT VOLTAGE

The maximum, peak value, continuous voltage that may be applied at, or between, the inputs without damage.

### OPEN-LOOP GAIN

The ratio of the output signal voltage to the differential input signal voltage.

### OPERATING TEMPERATURE RANGE

The temperature range, ambient unless otherwise indicated, over which the amplifier may be safely operated.

### OUTPUT RESISTANCE

The open-loop output source resistance with respect to ground.

### POWER SUPPLY RATED VOLTAGE

The normal value of power supply voltage at which the amplifier is designed to operate.

### POWER SUPPLY VOLTAGE RANGE

The range of power supply voltage over which the amplifier may be safely operated.

### QUIESCENT CURRENT

The current required from the power supply to operate the amplifier with no load and with the output at zero.

### RATED OUTPUT

The peak output voltage and current which can be continuously, simultaneously supplied.

### SETTLING TIME

The time required, after application of a step input signal, for the output voltage to settle and remain within a specified error band around the final value.

### SLEW RATE

The maximum rate of change of the output voltage when supplying rated output.

### SPECIFICATION TEMPERATURE RANGE

The temperature range over which the "versus temperature" specifications are specified.

### STORAGE TEMPERATURE RANGE

The temperature range over which the amplifier may be safely stored, unpowered.

### UNITY-GAIN FREQUENCY RESPONSE

The frequency at which the open-loop becomes unity.



# OPA11HT

## Wide Temperature-Range General Purpose OPERATIONAL AMPLIFIER

### FEATURES

- -55°C TO +175°C SPECIFICATIONS
- 30nA MAX, INPUT BIAS CURRENT AT +175°C
- ±6mV, MAX, INPUT OFFSET VOLTAGE AT +175°C
- ±5 $\mu$ V/°C TYP, INPUT OFFSET VOLTAGE COEFFICIENT
- 12MHz BANDWIDTH, TYPICAL
- HERMETIC PACKAGE WITH STANDARD PINOUT (741-TYPE)

### DESCRIPTION

These specifications give you a versatile operational amplifier that will work in circuits that are subjected to extremely wide temperature ranges. Typical applications for OPA11HT include general purpose gain blocks, high-speed pulse amplifiers, audio amplifiers, high-frequency active filters, high-speed integrators, and photodiode amplifiers.

You're assured of this product's performance over the -55°C to +175°C range because we conduct 100% screening procedures in accordance with MIL-STD-883, method 5004, class B. Burn-in is performed at 200°C. Our sample and inspection procedures include both destructive and nondestructive bonding wire

pull tests in accordance with Method 2011 of MIL-STD-883. The product is assembled in a clean-room environment.

Model OPA11HT is internally compensated for stability at all gains. Pins are available for special tailoring of the bandwidth compensation. Significant advantages in high gain, wide bandwidth, low-bias current, high output current and high common-mode rejection are provided by OPA11HT. Inputs are protected against common-mode voltages up to the value of the power supplies while the output is current limited to offer short circuited protection. TO-99 hermetic package has standard 741-type pinout arrangement.

# SPECIFICATIONS


## ELECTRICAL

Specifications at  $\pm 15\text{VDC}$  and  $T_A = +175^\circ\text{C}$  unless otherwise noted.

MODEL	OPA11HT				
CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNIT
<b>OPEN LOOP GAIN, DC, single-ended</b>					
$A_v$					
No load			103		dB
$R_L = 2\text{k}\Omega$		94	100		dB
<b>RATED OUTPUT</b>					
Voltage, $R_L = 2\text{k}\Omega$	$V_{om}$	$\pm 10$	$\pm 12$		V
Current ( $T_A = 25^\circ\text{C}$ )	$I_{om}$	$\pm 15$	$\pm 23$		mA
<b>DYNAMIC RESPONSE (<math>T_A = 25^\circ\text{C}</math>)</b>					
Small-Signal Bandwidth (0dB)			12		MHz
Full-Power Bandwidth) $V_{OUT} = \pm 10\text{V}$	$BW_{fp}$	50	75		kHz
Slew Rate $R_L = 2\text{k}\Omega$	SR	4	7		$\text{V}/\mu\text{sec}$
Settling Time (0.1%)			1.5		$\mu\text{sec}$
Rise Time (10% to 90%, small-signal)			30		nsec
<b>INPUT OFFSET VOLTAGE</b>					
$V_{io}$					
Initial (without adj. at $25^\circ\text{C}$ )			$\pm 1$	$\pm 5$	mV
Over Temperature					
$T_A = +175^\circ\text{C}$				$\pm 6$	mV
$T_A = -55^\circ\text{C}$				$\pm 7$	mV
Average $V_{io}$ coefficient			$\pm 5$		$\mu\text{V}/^\circ\text{C}$
Average $V_{io}$ coefficient vs supply voltage ( $T_A = 25^\circ\text{C}$ )			$\pm 10$	$\pm 200$	$\mu\text{V}/\text{V}$
<b>INPUT BIAS CURRENT</b>					
$I_{ib}$					
Initial at $+25^\circ\text{C}$			$\pm 10$	$\pm 25$	nA
Over Temperature					
$T_A = +175^\circ\text{C}$				$\pm 30$	nA
$T_A = -55^\circ\text{C}$				$\pm 40$	nA
Average $I_{ib}$ coefficient			$\pm 0.1$		$\text{nA}/^\circ\text{C}$
<b>INPUT DIFFERENCE CURRENT</b>					
$I_{io}$					
Initial at $+25^\circ\text{C}$			$\pm 10$	$\pm 25$	nA
Over Temperature					
$T_A = +175^\circ\text{C}$				$\pm 30$	nA
$T_A = -55^\circ\text{C}$				$\pm 40$	nA
Average $I_{io}$ coefficient			$\pm 0.1$		$\text{nA}/^\circ\text{C}$
<b>INPUT IMPEDANCE (<math>T_A = 25^\circ\text{C}</math>)</b>					
Differential	$r_i$	100	300		M $\Omega$
	$C_i$		3		pF
Common Mode	$r_i(\text{CM})$		1000		M $\Omega$
	$C_i(\text{CM})$		3		pF
<b>INPUT VOLTAGE RANGE</b>					
Common Mode				$\pm 11$	V
Differential Mode				$\pm 12$	V
Common-Mode Rejection					dB
Over Temperature ( $-55^\circ\text{C} \leq T_A \leq +175^\circ\text{C}$ )	CMR	80	100	100	dB
<b>POWER SUPPLY (<math>T_A = 25^\circ\text{C}</math>)</b>					
Rated Voltage	$V_{cc}$			$\pm 15$	V
Voltage Range, derated			$\pm 8$ to $\pm 22$		V
Current, quiescent	$I_q$		$\pm 3$	$\pm 3.7$	mA
Over Temperature ( $-55^\circ\text{C} \leq T_A \leq +175^\circ\text{C}$ )			$\pm 3$		mA
Power Supply Rejection					dB
Ratio ( $T_A = +175^\circ\text{C}$ )	$PS_{rr}$	80	100		dB
<b>TEMPERATURE RANGE</b>					
Specification			$-55^\circ\text{C} \leq T_A \leq +175^\circ\text{C}$		
Operating			$-55^\circ\text{C} \leq T_A \leq +200^\circ\text{C}$		
Storage			$-65^\circ\text{C} \leq T_A \leq +250^\circ\text{C}$		

## MECHANICAL

### TO-99 PACKAGE




NOTE:  
Leads in true position within .010"  
(.25mm) R @ MMC at seating plane.

Pin numbers shown for reference only.  
Numbers may not be marked on package.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.185	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	---	12.7	---
L	.110	.160	2.79	4.06
M	.45 <sup>0</sup> BASIC		45 <sup>0</sup> BASIC	
N	.095	.105	2.41	2.67



## CONNECTION DIAGRAM






# TYPICAL PERFORMANCE CURVES




(at  $\pm 15\text{VDC}$  and  $T_A = +25^\circ\text{C}$  unless otherwise specified)




**STEP RESPONSE IN FOLLOWER CONFIGURATION<sup>(2)</sup>**




**OPEN LOOP VOLTAGE GAIN vs. TEMPERATURE**



**INPUT BIAS CURRENT AND DIFFERENCE CURRENT AS A FUNCTION OF TEMPERATURE**



**OPEN-LOOP FREQUENCY AND PHASE RESPONSE**



1. Capacitance values shown are compensation from pin 8 to common. Not required for stability. See Figure 1. 2. See Figure 3.

# APPLICATIONS

## BANDWIDTH COMPENSATION

The frequency response of the OPA11HT can be adjusted by use of an external compensation capacitor from pin 8 to common as shown in Figure 1. The open-loop frequency response curves illustrate the effect of various values of capacitance. The OPA11HT is stable at any gain level without the use of compensation, provided that stray wiring capacitance and/or load capacitance are not excessive, and that moderate values of feedback resistance are used ( $R_{FB} \leq 10k\Omega$ ). A load capacitance of  $\approx 50pF$  is desirable in all feedback configurations.

## STABILITY

Because the OPA11HT is an extremely-fast amplifier with high gain, stray wiring capacitance and inductance in power supply leads can cause circuit oscillation. This can be prevented by proper circuit layout (all leads or patterns as short as possible) and by properly bypassing the power supply lines to common at points close to the amplifier. In addition, it is recommended that the load be bypassed by a 50pF capacitor, see Figure 1.

## OFFSET VOLTAGE AND ADJUSTMENT

Although the offset voltage of these amplifiers is only a few millivolts, it may in some cases be desirable to null this offset. This is done by use of a 100k $\Omega$  potentiometer as shown in Figure 2.

## TEST CIRCUIT - DYNAMIC RESPONSE

The test circuit of Figure 3 is used for measurement of slew rate, settling time, rise time and overshoot. Both rise time and overshoot are measured for a small output signal ( $V_{OUT} = \pm 100mV$ ). Slew rate and settling time are measured for a 10V, p-p, square wave.

## VOLTAGE REGULATOR AT 200°C

In many applications, a regulated source of  $\pm 15V$  is needed. A voltage regulator that typically will operate up to  $+175^\circ C$  is shown in Figure 4. This regulator accepts  $+16V$  to  $+30V$  at its input and provides  $+15V$  at 20mA at its output. A complementary version may be constructed to provide  $-15V$  by using the OPA11HT with a 2N1711 transistor. Short-circuit protection should be added if required.




FIGURE 1. Compensated Amplifier with Supply Load Bypassing.




FIGURE 2. External Adjustment of Offset Voltage.




FIGURE 3. Dynamic Response Test Circuit.




FIGURE 4. A +15V Voltage Regulator that will Operate at  $+175^\circ C$ .

## Low-Power Precision OPERATIONAL AMPLIFIER

### FEATURES

- **LOW SUPPLY CURRENT**  
 $230\mu\text{A}$  max at  $V_{CC} = \pm 15\text{V}$
- **WIDE SUPPLY RANGE**  
 $\pm 2.5\text{V}$  to  $\pm 18\text{V}$
- **LOW OFFSET VOLTAGE**  
 $100\mu\text{V}$  max
- **LOW OFFSET VOLTAGE DRIFT**  
 $1.0\mu\text{V}/^\circ\text{C}$  max

### APPLICATIONS


- **PORTABLE EQUIPMENT**
- **BATTERY OPERATION**
- **IMPROVED REPLACEMENT FOR OP-21**

### DESCRIPTION

A unique circuit design, state-of-the-art monolithic processing and advanced laser-trimming techniques are used to provide a low power amplifier with outstanding parameters—truly “instrumentation grade” performance over a wide voltage supply range.

The OPA21 consumes only 6.9mW of power at  $V_{CC} = \pm 15\text{V}$  and 1.1mW at  $V_{CC} = \pm 2.5\text{V}$  but offers far higher performance than MOS op-amps.

The OPA21 is internally compensated for unity-gain stability.



SIMPLIFIED CIRCUIT

# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$  and  $\pm V_{CC} = 2.5\text{VDC}$  to  $15\text{VDC}$ , unless otherwise noted.

PARAMETERS	CONDITIONS	OPA21E			OPA21G			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT OFFSET VOLTAGE</b>								
Offset Voltage <sup>(1)</sup>	$-25^\circ\text{C}$ to $+85^\circ\text{C}$		40	100		300	500	$\mu\text{V}$
Drift	$-25^\circ\text{C}$ to $+85^\circ\text{C}$		75	200		500	1000	$\mu\text{V}/^\circ\text{C}$
Offset Adjustment Range			$\pm 0.5$	1.0		2.5	5.0	mV
			$\pm 4$			*		
<b>INPUT OFFSET CURRENT</b>								
Offset Current	$-25^\circ\text{C}$ to $+85^\circ\text{C}$		0.3	1		1.2	4	nA
			0.5	2		2	6	nA
<b>INPUT BIAS CURRENT</b>								
Bias Current	$-25^\circ\text{C}$ to $+85^\circ\text{C}$		7	25		15	50	nA
			9	40		18	75	nA
<b>INPUT NOISE</b>								
Voltage	0.1Hz to 10Hz		1.0			*		$\mu\text{V p-p}$
Voltage Density	$f_o = 1\text{Hz}$		60			*		$\text{nV}/\sqrt{\text{Hz}}$
	$f_o = 10\text{Hz}$		20			*		$\text{nV}/\sqrt{\text{Hz}}$
	$f_o = 100\text{Hz}$		20			*		$\text{nV}/\sqrt{\text{Hz}}$
Current Density	$f_o = 1\text{Hz}$		0.7			*		$\text{pA}/\sqrt{\text{Hz}}$
	$f_o = 10\text{Hz}$		0.25			*		$\text{pA}/\sqrt{\text{Hz}}$
	$f_o = 100\text{Hz}$		0.07			*		$\text{pA}/\sqrt{\text{Hz}}$
<b>INPUT RESISTANCE</b>								
Differential			6			4		M $\Omega$
Common-Mode			$10^{10} \parallel 2$			*		$\Omega \parallel \text{pF}$
<b>INPUT VOLTAGE RANGE</b>								
Input Voltage Range	$-25^\circ\text{C}$ to $+85^\circ\text{C}$		-12.5			*		V
			+14.3			*		V
			-12.0			*		V
			+14.0			*		V
<b>COMMON-MODE REJECTION RATIO</b>								
CMRR	$V_{CM} = -12\text{V}$ to $+14\text{V}$ , $R_L = 100\text{k}\Omega$	100	110		84	100		dB
	$-25^\circ\text{C}$ to $+85^\circ\text{C}$	96	105		80	95		dB
<b>POWER SUPPLY REJECTION RATIO</b>								
PSRR	$\pm V_{CC} = 2.5\text{V}$ to $18\text{V}$ , $R_L = 100\text{k}\Omega$	104	114		90	100		dB
	$-25^\circ\text{C}$ to $+85^\circ\text{C}$	100	108		85	95		dB
<b>LARGE SIGNAL VOLTAGE GAIN</b>								
Open-Loop Voltage Gain	$R_L = 10\text{k}\Omega$	1000	2000		500	1000		V/mV
	$-25^\circ\text{C}$ to $+85^\circ\text{C}$	120	126		114	120		dB
		500	1500		250	1000		V/mV
		114	124		108	120		dB
<b>RATED OUTPUT</b>								
Output Voltage Swing	$R_L = 10\text{k}\Omega$	-13.7	-14.2		-13.6	*		V
		+14.0	+14.1		+13.8	*		V
Output Current	$R_L = 2\text{k}\Omega$		5		*	*		mA
	$-25^\circ\text{C}$ to $+85^\circ\text{C}$ , $R_L = 10\text{k}\Omega$	-13.5			*	*		V
		+13.8			+13.6	*		V
Output Resistance	Open-Loop		500			*		$\Omega$
<b>DYNAMIC RESPONSE</b>								
Slew Rate	$C_L = 100\text{pF}$ , $R_L = 25\text{k}\Omega$		0.2			*		V/ $\mu\text{sec}$
Closed-Loop Bandwidth	$A_{CL} = +1$ , $R_L = 10\text{k}\Omega$		300			*		kHz
<b>POWER SUPPLY</b>								
Rated Voltage			$\pm 15$			*		VDC
Voltage Range	Derated	$\pm 2.5$		$\pm 18$	*	*		VDC
Current Quiescent	$I_o = 0\text{MA}$					*		$\mu\text{A}$
	$\pm V_{CC} = 2.5\text{V}$		170	210		250		$\mu\text{A}$
	$\pm V_{CC} = 15\text{V}$		200	230		325		$\mu\text{A}$
	$\pm V_{CC} = 2.5\text{V}$ , $-25^\circ\text{C}$ to $+85^\circ\text{C}$		210	275		325		$\mu\text{A}$
	$\pm V_{CC} = 15\text{V}$ , $-25^\circ\text{C}$ to $+85^\circ\text{C}$		230	325		375		$\mu\text{A}$
<b>TEMPERATURE RANGE</b>								
Specification	Ambient	-25		+85	*	*		$^\circ\text{C}$
Operating	Ambient	-55		+125	*	*		$^\circ\text{C}$

NOTE: (1) Guaranteed fully warmed-up.

\*Specification same as OPA21E.


## ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±18V
Internal Power Dissipation <sup>(1)</sup>	500mW
Input Voltage	Supply Voltage
Differential Input Voltage	±30V
Output Short Circuit Duration	Indefinite
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature Range (soldering, 60sec)	+300°C


NOTE: (1) Maximum package power dissipation vs ambient temperature:

Package Type	Maximum Ambient Temperature for Rating	Derate Above Maximum Ambient Temperature
8-Pin Hermetic DIP (Z)	+75°C	6.7mW/°C


## MECHANICAL



## PIN CONFIGURATION













## ORDERING INFORMATION



## TYPICAL PERFORMANCE CURVES

( $T_A = +25^\circ\text{C}$ ,  $\pm V_{CC} = 15\text{VDC}$  unless otherwise noted)







# OPA27 OPA37

## Ultra-Low Noise Precision OPERATIONAL AMPLIFIERS

### FEATURES

- **LOW NOISE:** 100% tested,  $3.8\text{nV}/\sqrt{\text{Hz}}$  max at 1kHz
- **LOW OFFSET:**  $25\mu\text{V}$  max
- **LOW DRIFT:**  $0.6\mu\text{V}/^\circ\text{C}$  max
- **HIGH OPEN-LOOP GAIN:** 120dB min
- **HIGH COMMON-MODE REJECTION:** 114dB min
- **HIGH POWER SUPPLY REJECTION:** 100dB min
- **FITS OP-07, OP-05, AD510, AD517 SOCKETS**

### APPLICATIONS

- **PRECISION INSTRUMENTATION**
- **DATA ACQUISITION**
- **TEST EQUIPMENT**
- **PROFESSIONAL AUDIO EQUIPMENT**
- **TRANSDUCER AMPLIFIER**
- **RADIATION HARD EQUIPMENT**

### DESCRIPTION


The OPA27/37 is an ultra-low noise, high precision monolithic operational amplifier.

Laser-trimmed thin-film resistors provide excellent long-term voltage offset stability and allow superior voltage offset compared to common zener-zap techniques.

A unique bias current cancellation circuit (patent pending) allows bias and offset current specifications to be met over the full  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$  temperature range.

The OPA27 is internally compensated for unity-gain stability. The decompensated OPA37 requires a closed-loop gain  $\geq 5$ .

The Burr-Brown OPA27/37 is an improved replacement for the industry-standard OP-27/OP-37.



# SPECIFICATIONS

## ELECTRICAL

At  $V_{CC} = P15VDC$  and  $T_A = +25^{\circ}C$  unless otherwise noted.

PARAMETER	CONDITIONS	OPA27/37A, OPA27/37E			OPA27/37B, OPA27/37F			OPA27/37C, OPA27/37G			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT</b>											
<b>NOISE</b>											
Voltage, $f_o = 10Hz$	100% tested, (A, E)		3.1	5.5		3.5	5.5		3.8	8.0	$nV/\sqrt{Hz}$
$f_o = 30Hz$	100% tested, (A, E)		2.9	4.5		3.1	4.5		3.3	5.6	$nV/\sqrt{Hz}$
$f_o = 1kHz$	100% tested, (A, E)		2.7	3.8		3.0	3.8		3.2	4.5	$nV/\sqrt{Hz}$
$f_b = 0.1Hz$ to 10Hz			0.07	0.18		0.08	0.18		0.09	0.25	$\mu V, p-p$
Current, <sup>(1)</sup> $f_o = 10Hz$	100% tested, (A, E)		1.7	4.0		1.7	4.0		1.7	4.0	$pA/\sqrt{Hz}$
$f_o = 30Hz$	100% tested, (A, E)		1.0	2.3		1.0	2.3		1.0	2.3	$pA/\sqrt{Hz}$
$f_o = 1kHz$	100% tested, (A, E)		0.4	0.6		0.4	0.6		0.4	0.6	$pA/\sqrt{Hz}$
<b>OFFSET VOLTAGE<sup>(2)</sup></b>											
Input Offset Voltage			$\pm 6$	$\pm 25$		$\pm 12$	$\pm 80$		$\pm 25$	$\pm 100$	$\mu V$
Average Drift <sup>(3)</sup>	$T_A \text{ MIN to } T_A \text{ MAX}$		$\pm 0.2$	$\pm 0.6$		$\pm 0.3$	$\pm 1.3$		$\pm 0.4$	$\pm 1.8$	$\mu V/^{\circ}C$
Long Term Stability <sup>(4)</sup>			0.2	1		0.3	1.5		0.4	2.0	$\mu V/mo$
Supply Rejection	$\pm V_{CC} = 4$ to 18V $\pm V_{CC} = 4$ to 18V	100	134		100	125		94	120		dB
			$\pm 0.2$	$\pm 10$		$\pm 0.6$	$\pm 10$		$\pm 1$	$\pm 20$	$\mu V/V$
<b>BIAS CURRENT</b>											
Input Bias Current			$\pm 11$	$\pm 40$		$\pm 13$	$\pm 55$		$\pm 15$	$\pm 80$	nA
<b>OFFSET CURRENT</b>											
Input Offset Current			6	35		8	50		10	75	nA
<b>IMPEDANCE</b>											
Common-Mode			3			2.5			2		G $\Omega$
<b>VOLTAGE RANGE</b>											
Common-Mode Input Range		$\pm 11$	$\pm 12.3$		$\pm 11$	$\pm 12.3$		$\pm 11$	$\pm 12.3$		V
Common-Mode Rejection	$V_{IN} = \pm 11VDC$	114	128		106	125		100	122		dB
<b>OPEN-LOOP GAIN, DC</b>											
Open-Loop Voltage Gain	$R_L \geq 2k\Omega$	120	126		120	125		117	124		dB
	$R_L \geq 1k\Omega$	118	125		118	125			124		dB
<b>FREQUENCY RESPONSE</b>											
Gain-Bandwidth Product <sup>(5)</sup>	OPA27	5	8		5	8		5	8		MHz
	OPA37	45	63		45	63		45	63		MHz
Slew Rate <sup>(5)</sup>	$V_o = \pm 10V$ , $R_L = 2k\Omega$										$V/\mu sec$
	OPA27, G = +1	1.7	1.9		1.7	1.9		1.7	1.9		$V/\mu sec$
	OPA37, G = +5	11	11.9		11	11.9		11	11.9		$\mu sec$
Settling Time, 0.01%	OPA27, G = +1		25			25			25		$\mu sec$
	OPA37, G = +5		25			25			25		$\mu sec$
<b>RATED OUTPUT</b>											
Voltage Output	$R_L \geq 2k\Omega$	$\pm 12$	$\pm 13.8$		$\pm 12$	$\pm 13.8$		$\pm 12$	$\pm 13.8$		V
Output Resistance	$R_L \geq 600\Omega$	$\pm 10$	$\pm 12.8$		$\pm 10$	$\pm 12.8$		$\pm 10$	$\pm 12.8$		V
Short Circuit Current	DC, open loop $R_L = 0\Omega$	70	70	60	70	70	60	70	70	60	mA
		25	25		25	25		25	25		mA
<b>POWER SUPPLY</b>											
Rated Voltage			$\pm 15$			$\pm 15$			$\pm 15$		VDC
Voltage Range, Derated Performance											VDC
Current, Quiescent	$I_o = 0mA$	$\pm 4$	3	$\pm 22$	$\pm 4$	3	$\pm 22$	$\pm 4$	3.3	5.7	mA
<b>TEMPERATURE RANGE</b>											
Specification											$^{\circ}C$
A, B, C (J, Z)		-55		+125	-55		+125	-55		+125	$^{\circ}C$
E, F, G (J, Z)		-25		+85	-25		+85	-25		+85	$^{\circ}C$
G (P)							0			+70	$^{\circ}C$
Operating: J, Z		-55		+125	-55		+125	-55		+125	$^{\circ}C$
P										+85	$^{\circ}C$

NOTES: (1) Measured with industry-standard noise test circuit (Figures 1 and 2). Due to errors introduced by this method, these current noise specifications should be used for comparison purposes only. (2) Offset voltage specifications on grades A and E are also guaranteed with units fully warmed up. Grades B, C, F, and G are measured with automatic test equipment after approximately 0.5 second from power turn-on. (3) Unnull or nulled with 8k $\Omega$  to 20k $\Omega$  potentiometer. (4) Long-term voltage offset vs time trend line does not include warm-up drift. (5) Typical specification only on plastic package units. Slew rate varies on all units due to differing test methods. Minimum specification applies to open-loop test.



## ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At  $V_{CC} = \pm 15\text{VDC}$  and  $T_A = T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.

PARAMETER	CONDITIONS	OPA27/37A, OPA27/37E			OPA27/37B, OPA27/37F			OPA27/37C, OPA27/37G			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>TEMPERATURE RANGE</b>											
Specification Range											
A, B, C (J, Z)		-55		+125	-55		+125	-55		+125	°C
E, F, G (J, Z)		-25		+85	-25		+85	-25		+85	°C
G (P)								0		+70	°C
<b>INPUT</b>											
<b>OFFSET VOLTAGE<sup>(1)</sup></b>											
Input Offset Voltage											
A, B, C			±24	±60		±45	±200		±60	±300	μV
E, F, G			±17	±50		±33	±140		±48	±220	μV
Average Drift <sup>(2)</sup>	$T_A \text{ MIN to } T_A \text{ MAX}$		±0.2	±0.6		±0.3	±1.3		±0.4	±1.8	μV/°C
Supply Rejection											
A, B, C	$\pm V_{CC} = 4.5 \text{ to } 18\text{V}$	96	130		94	127		86	122		dB
E, F, G	$\pm V_{CC} = 4.5 \text{ to } 18\text{V}$	97	130		96	127		90	122		dB
<b>BIAS CURRENT</b>											
Input Bias Current											
A, B, C			±16	±60		±22	±95		±29	±150	nA
E, F, G			±13	±60		±16	±95		±21	±150	nA
<b>OFFSET CURRENT</b>											
Input Offset Current											
A, B, C			23	50		25	85		35	135	nA
E, F, G			12	50		14	85		20	135	nA
<b>VOLTAGE RANGE</b>											
Common-Mode Input Range											
A, B, C		±10.3	±11.5		±10.3	±11.5		±10.3	±11.5		V
E, F, G		±10.5	±11.8		±10.5	±11.8		±10.5	±11.8		V
Common-Mode Rejection	$V_{IN} = \pm 11\text{VDC}$										
A, B, C		108	124		100	122		94	120		dB
E, F, G		110	126		102	124		96	122		dB
<b>OPEN-LOOP GAIN, DC</b>											
Open-Loop Voltage Gain	$R_L \geq 2\text{k}\Omega$										
A, B, C		116	121		114	120		110	118		dB
E, F, G		118	123		117	122		113	120		dB
<b>RATED OUTPUT</b>											
Voltage Output	$R_L = 2\text{k}\Omega$										
A, B, C		±11.5	±13.7		±11.0	±13.5		±10.5	±13.3		V
E, F, G		±11.7	±13.8		±11.4	±13.6		±11.0	±13.4		V
Short Circuit Current	$V_O = 0\text{VDC}$		25			25			25		mA

NOTES: (1) Offset voltage specifications on grades A and E are also guaranteed with the units fully warmed up. Grades B, C, F, and G are measured with automatic equipment after approximately 0.5 second. (2) Unnullified or nulled with 8kΩ to 20kΩ potentiometer.

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±22V
Internal Power Dissipation <sup>(1)</sup>	500mW
Input Voltage <sup>(2)</sup>	±22V
Output Short Circuit Duration <sup>(3)</sup>	Indefinite
Differential Input Voltage <sup>(4)</sup>	±0.7V
Differential Input Current <sup>(4)</sup>	±25mA
Storage Temperature Range:	
J, Z	-65°C to +150°C
P	-55°C to +125°C
Operating Temperature Range:	
A, B, C, E, F, G (J, Z)	-55°C to +125°C
G (P)	-25°C to +85°C
Lead Temperature Range (Soldering, 60sec)	+300°C

Package Type	Maximum Ambient Temperature for Rating	Derate Above Maximum Ambient Temperature
TO-99 (J)	80°C	7.1mW/°C
8-Pin Hermetic DIP (Z)	75°C	6.7mW/°C
8-Pin Plastic DIP (P)	62°C	5.6mW/°C

NOTES:

- Maximum package power dissipation vs ambient temperature:
- For supply voltages less than ±22V, the absolute maximum input voltage is equal to the supply voltage.
- To common with  $\pm V_{CC} = 15\text{V}$ .
- The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds ±0.7V, the input current should be limited to 25mA.

## ORDERING INFORMATION

**OPAXX Y Z**

Basic Model Number \_\_\_\_\_

Performance Grade Code: \_\_\_\_\_

A, B, C = -55°C to +125°C  
E, F, G = -25°C to +85°C  
GP = 0°C to +70°C

Package Code: \_\_\_\_\_

J = TO-99  
Z = 8-Pin Hermetic DIP  
P = 8-Pin Plastic DIP

## MECHANICAL

### "J" PACKAGE, TO-99

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.325	7.75	8.51
C	.165	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	---	12.7	---
L	.110	.160	2.79	4.06
M	45° BASIC		45° BASIC	
N	.095	.105	2.41	2.67

**NOTE:**  
Leads in true position within 0.01" (0.25mm) R at MMC at seating plane.  
Pin numbers shown for reference only. Numbers may not be marked on package.  
Pin material and plating composition conform to method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).

### "Z" PACKAGE, 8-PIN HERMETIC

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.376	.408	9.53	10.28
B	.246	.261	6.22	6.58
C	.140	.170	3.56	4.32
D	.016	.021	0.41	0.53
F	.045	.060	1.14	1.52
G	.100 BASIC		2.54 BASIC	
H	---	.098	---	2.48
J	.008	.013	0.20	0.30
K	.150	---	3.80	---
L	.200	.220	5.08	5.59
M	0°	15°	0°	15°
N	.009	.060	0.23	1.52
R	.128	.178	3.18	4.46


**NOTE:**  
Leads in true position within 0.01" (0.25mm) R at MMC at seating plane.  
Pin numbers shown for reference only. Numbers may not be marked on package.  
Pin material and plating composition conform to method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).

### "P" PACKAGE, 8-PIN PLASTIC

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.355	.400	9.03	10.16
A <sub>1</sub>	.340	.385	8.65	9.80
B	.230	.290	5.85	7.38
B <sub>1</sub>	.200	.250	5.08	6.35
C	.120	.200	3.05	5.09
D	.015	.023	0.38	0.59
F	.030	.070	0.76	1.78
G	.100 BASIC		2.54 BASIC	
H	.025	.050	0.64	1.27
J	.008	.015	0.20	0.38
K	.070	.150	1.78	3.82
L	.300 BASIC		7.63 BASIC	
M	0°	15°	0°	15°
N	.010	.030	0.25	0.76
P	.025	.050	0.64	1.27

**NOTE:**  
Leads in true position within .010" (.25mm) R at MMC at seating plane.  
Pin numbers shown for reference only. Numbers may not be marked on package.

## CONNECTION DIAGRAMS






FIGURE 1. 0.1Hz to 10Hz Noise Test Circuit.










FIGURE 2. Low Frequency Noise.









## TYPICAL PERFORMANCE CURVES

T<sub>A</sub> = +25°C, ±V<sub>CC</sub> = ±15VDC unless otherwise noted.











# TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$ ,  $\pm V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.



# TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$ ,  $\pm V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.



# APPLICATIONS INFORMATION

## OFFSET VOLTAGE ADJUSTMENT

The OPA27/37 offset voltage is laser-trimmed and will require no further trim for most applications. Offset voltage drift will not be degraded when the input offset is nulled with a 10k $\Omega$  trim potentiometer. Other potentiometer values from 1k $\Omega$  to 1M $\Omega$  can be used but  $V_{OS}$  drift will be degraded by an additional 0.1 to 0.2 $\mu$ V/ $^{\circ}$ C.

Nulling large system offsets by use of the offset trim adjust will degrade drift performance by approximately 0.3 $\mu$ V/ $^{\circ}$ C per millivolt of offset. Large system offsets can be nulled without drift degradation by input summing.

The conventional offset voltage trim circuit is shown in Figure 3. For trimming very-small offsets, the higher resolution circuit shown in Figure 4 is recommended.

The OPA27/37 can replace 741-type operational amplifiers by removing or modifying the trim circuit.




FIGURE 3. Offset Voltage Trim.




FIGURE 4. High Resolution Offset Voltage Trim.

## THERMOELECTRIC POTENTIALS

The OPA27/37 is laser-trimmed to microvolt-level input offset voltage and for very-low input offset voltage drift. Careful layout and circuit design techniques are necessary to prevent offset and drift errors from external thermoelectric potentials. Dissimilar metal junctions can generate small EMF's if care is not taken to eliminate either their sources (lead-to-PC, wiring, etc.) or their temperature difference. See Figure 7.

Short, direct mounting of the OPA27/37 with close spacing of the input pins is highly recommended. Poor layout can result in circuit drifts and offsets which are an order of magnitude greater than the operational amplifier alone.

## NOISE: BIPOLAR VERSUS FET

Low-noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases, so consider the effect of source resistance on overall operational amplifier noise performance. At low source impedances, the lower voltage noise of a bipolar operational amplifier is superior, but at higher impedances the high current noise of a bipolar amplifier becomes a serious liability. Above about 15k $\Omega$  the Burr-Brown OPA111 low-noise FET operational amplifier is recommended for lower total noise than the OPA27 (see Figure 5).




FIGURE 5. Voltage Noise Spectral Density Versus Source Resistance.

## COMPENSATION

Although internally compensated for unity-gain stability, the OPA27 may require a small capacitor in parallel with a feedback resistor ( $R_f$ ) which is greater than 2k $\Omega$ . This capacitor will compensate the pole generated by  $R_f$  and  $C_{IN}$  and eliminate peaking or oscillation.

## INPUT PROTECTION

Back-to-back diodes are used for input protection on the OPA27/37. Exceeding a few hundred millivolts differential input signal will cause current to flow and without external current limiting resistors the input will be destroyed.

Accidental static discharge as well as high current can damage the amplifier's input circuit. Although the unit may still be functional, important parameters such as input offset voltage, drift, and noise may be permanently damaged if any precision operational amplifier is subjected to abuse.

Transient conditions can cause feedthrough due to the amplifier's finite slew-rate. When using the OP-27 as a unity-gain buffer (follower) a feedback resistor of 1k $\Omega$  is recommended (see Figure 6).




FIGURE 6. Pulsed Operation.




FIGURE 8. Low-Noise RIAA Preamplifier.

APPLICATIONS CIRCUITS




FIGURE 7. Low Frequency Noise Comparison.




FIGURE 9. Unity-Gain Buffer.




FIGURE 10. High Slew Rate Unity-Gain Buffer.




FIGURE 11. Unity-Gain Inverting Amplifier.




FIGURE 12. High Slew Rate Unity-Gain Inverting Amplifier.




FIGURE 13. NAB Tape Head Preamplifier.




FIGURE 14. Low Noise Instrumentation Amplifier.






FIGURE 15. Hydrophone Preamplifier.




FIGURE 16. Long-wavelength Infrared Detector Amplifier.




FIGURE 17. High Performance Synchronous Demodulator.




FIGURE 18. Ultra-low Noise "N" Stage Parallel Amplifier.




FIGURE 19. RF Detector and Video Amplifier.




FIGURE 20. Balanced Pyroelectric Infrared Detector.




FIGURE 21. Magnetic Tachometer.



# OPA27HT OPA37HT

## Wide Temperature Range Precision OPERATIONAL AMPLIFIERS

### FEATURES

- FULLY SPECIFIED OVER  $-55^{\circ}\text{C}$  to  $+200^{\circ}\text{C}$
- LOW OFFSET:  $\pm 400\mu\text{V}$  max at  $+200^{\circ}\text{C}$
- LOW DRIFT:  $\pm 0.4\mu\text{V}/^{\circ}\text{C}$
- ULTRA-LOW NOISE
- MONOLITHIC
- HERMETIC T0-99 PACKAGE
- 100% BURN-IN AT  $+200^{\circ}\text{C}$

### DESCRIPTION

The OPA27/37HT is an ultra-low noise, high precision monolithic operational amplifier.

Laser trimmed thin-film resistors provide excellent long-term voltage offset stability and allow superior voltage offset and drift performance.


The OPA27/37HT are tested and guaranteed over an extremely wide temperature range:  $-55^{\circ}\text{C}$  to  $+200^{\circ}\text{C}$ . In addition, they have demonstrated an ability to withstand a total dose of  $2 \times 10^6$  RAD (Si) gamma and a neutron fluence of  $1 \times 10^{13}$ , 1MEV equivalent  $\text{n}/\text{cm}^2$ .

The OPA27HT is internally compensated for unity-gain stability. The decompensated OPA37HT requires a closed-loop gain  $\geq 5$ .

The Burr-Brown OPA27/37HT use an industry-standard OP27/37 pinout and they can replace many existing amplifiers in low-source-impedance applications.

### APPLICATIONS

- DOWN-HOLE INSTRUMENTATION
- WELL LOGGING
- ENGINE CONTROLS
- EXTREMELY SEVERE ENVIRONMENT
- TRANSDUCER AMPLIFIER
- RADIATION HARD EQUIPMENT



# SPECIFICATIONS

## ELECTRICAL

At  $V_{CC} = 15\text{VDC}$ ,  $T_A =$  indicated temperature.

PARAMETER	CONDITIONS	+25°C			-55°C TO +125°C			+200°C			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT</b>											
<b>NOISE</b>											
Voltage, $f_o = 10\text{Hz}$	(1)		3.1			8.5			5.6		$\text{nV}/\sqrt{\text{Hz}}$
$f_o = 30\text{Hz}$	(1)		2.9			4.0			4.5		$\text{nV}/\sqrt{\text{Hz}}$
$f_o = 1\text{kHz}$	(1)		2.7			3.6			4.0		$\text{nV}/\sqrt{\text{Hz}}$
$f_B = 0.1\text{Hz}$ to $10\text{Hz}$			0.07								$\mu\text{V}$ , p-p
Current, $f_o = 1\text{kHz}$			0.4			0.5			0.8		$\text{pA}/\sqrt{\text{Hz}}$
<b>OFFSET VOLTAGE<sup>(2)</sup></b>											
Input Offset Voltage			$\pm 25$	$\pm 75$		$\pm 37$	$\pm 200$		$\pm 150$	$\pm 400$	$\mu\text{V}$
Average Drift <sup>(3)</sup>	$T_A \text{ MIN TO } T_A \text{ MAX}$								$\pm 0.4$		$\mu\text{V}/^\circ\text{C}$
Long Term Stability <sup>(4)</sup>	$T_A = +125^\circ\text{C}$		8								$\mu\text{V}/\text{kHrs}$
Supply Rejection <sup>(7)</sup>	$\pm V_{CC} = 4\text{V}$ to $18\text{V}$ $\pm V_{CC} = 4\text{V}$ to $18\text{V}$	100	134 $\pm 0.2$	$\pm 10$	94	127 $\pm 0.45$	$\pm 20$	94	127 $\pm 0.45$	$\pm 20$	dB $\mu\text{V}/\text{V}$
<b>BIAS CURRENT</b>											
Input Bias Current			430	$1\mu\text{A}$		600	$2\mu\text{A}$		$3.4\mu\text{A}$	$5\mu\text{A}$	nA
<b>OFFSET CURRENT</b>											
Input Offset Current			$\pm 40$	$\pm 180$		$\pm 50$	$\pm 200$		$\pm 300$	$\pm 550$	nA
<b>IMPEDANCE</b>											
Common-Mode			3								$\text{G}\Omega$
<b>VOLTAGE RANGE</b>											
Common-Mode Input Range		$\pm 11$	$\pm 12.3$		$\pm 10.3$	$\pm 11.5$		$\pm 9.0$	$\pm 11.0$		V
Common-Mode Rejection	$V_{IN} = \pm 10\text{VDC}^{(5)}$	106	128		100	122		96	119		dB
<b>OPEN-LOOP GAIN, DC</b>											
Open-Loop Voltage Gain	$R_L \geq 2\text{k}\Omega$ $R_L \geq 1\text{k}\Omega$	120 $\pm 116$	126 125		$\pm 109$	120		104	113		dB dB
<b>FREQUENCY RESPONSE</b>											
Gain-Bandwidth Product	OPA27HT		6			7			6		MHz
$A_v = 1000\text{V}/\text{V}$	OPA37HT		36			38			41		MHz
Slew Rate	$V_O = \pm 10\text{V}$ , $R_L = 2\text{k}\Omega$ OPA27HT, $G = +1$ OPA37HT, $G = +5$		1.9 11.9			1.7 10			3.5 16		$\text{V}/\mu\text{s}$ $\text{V}/\mu\text{s}$
Settling Time, 0.01%	OPA27HT, $G = +1$ OPA37HT, $G = +5$		25 25								$\mu\text{s}$ $\mu\text{s}$
<b>RATED OUTPUT</b>											
Voltage Output	$R_L \geq 2\text{k}\Omega$	$\pm 12$	$\pm 13.9$		$\pm 11$	$\pm 13.8$		$\pm 10.5$	$\pm 13.7$		V
Output Resistance	DC, open loop		70								$\Omega$
Short Circuit Current	$R_L = 0\Omega$		35	60		25			15		mA
<b>POWER SUPPLY</b>											
Rated Voltage			$\pm 15$			$\pm 15$			$\pm 15$		VDC
Voltage Range, Derated Performance		$\pm 4$		$\pm 18$							VDC
Current, Quiescent	$I_O = 0\text{mADC}$		3.6	4.7		4.3	6		6.1	8	mA
<b>TEMPERATURE RANGE</b>											
Specification <sup>(6)</sup>	Ambient temp.	-55		+200							$^\circ\text{C}$
Operating (Typical)	Ambient temp.	-65		+225							$^\circ\text{C}$
Storage	Ambient temp.	-65		+225							$^\circ\text{C}$
$\theta$ Junction-Ambient			175								$^\circ\text{C}$

NOTES: (1) Noise testing available—inquire. (2) Offset voltage specifications on grade HT are also guaranteed with units fully warmed up. (3) Unnulled or nulled with  $8\text{k}\Omega$  to  $20\text{k}\Omega$  potentiometer. (4) Long-term voltage offset vs time trend line does not include warm-up drift. (5) Common-mode rejection specified at  $+200^\circ\text{C}$  with  $V_{IN} = \pm 9\text{VDC}$ . (6) 100% tested at  $-55^\circ\text{C}$ ,  $+25^\circ\text{C}$  and  $+200^\circ\text{C}$  using forced-air environment.  $+125^\circ\text{C}$  specification is guaranteed by design. (7)  $\pm V_{CC} = 6\text{V}$  to  $18\text{V}$  at  $+200^\circ\text{C}$ .

## ABSOLUTE MAXIMUM RATINGS


Supply	±18VDC
Internal Power Dissipation <sup>(1)</sup>	500mW
Differential Input Voltage <sup>(2)</sup>	±0.7VDC
Input Voltage Range <sup>(3)</sup>	±18VDC
Storage Temperature Range	-65°C to +225°C
Operating Temperature Range	-65°C to +225°C
Lead Temperature (soldering, 10 seconds)	+300°C
Output Short Circuit Duration <sup>(4)</sup>	Continuous
Junction Temperature	+250°C

NOTES: (1) Packages must be derated based on  $\theta_{JC} = 45^\circ\text{C/W}$  or  $\theta_{JA} = 175^\circ\text{C/W}$ . (2) For supply voltages less than ±18VDC the absolute maximum input voltage is equal to the supply voltage. (3) The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds ±0.7V, the input current should be limited to 25mA. (4) Short circuit may be to power supply common only. Rating applies to +25°C ambient. Observe dissipation limit and  $T_J$ .

## MECHANICAL

### "M" PACKAGE

NOTE:  
Leads in true position within .010"  
(.25mmR) at MMC at seating plane.



### TO-99 (Hermetic)

Pin numbers shown for reference only. Numbers may not be marked on package.

Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).


DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.185	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	—	12.7	—
L	.110	.180	2.79	4.06
M	.45° BASIC		45° BASIC	
N	.095	.105	2.41	2.67

## ORDERING INFORMATION

Basic Model Number	_____	OPAXX	HT
Performance Grade	_____		
HT = -55°C to +200°C			



## CONNECTION DIAGRAM







### TOP VIEW



## TYPICAL PERFORMANCE CURVES

$T_A = +25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.






## APPLICATIONS INFORMATION

These amplifiers are capable of unusually low voltage offset and drift and to achieve this ultimate capability, attention must be paid to externally generated thermal EMF contributions. Dissimilar metal junctions together with temperature gradients can generate thermocouple voltages that exceed the OPA27/37HT amplifier drift.

The OPA27/37HT are extremely wide-temperature range versions of the standard Burr-Brown OPA27 and OPA37. These high-temperature amplifiers do not employ bias current cancellation but note that their noise current performance has not been degraded.

Eutectic die attach is used exclusively for the OPA27HT and OPA37HT. Hermeticity is assured by 100% fine leak

testing. Units are 100% burned-in for 28 hours at +200°C for increased reliability.





# OPA101 OPA102

## Low Noise - Wideband PRECISION JFET INPUT OPERATIONAL AMPLIFIER

### FEATURES

- GUARANTEED NOISE SPECTRAL DENSITY - 100% Tested
- LOW VOLTAGE NOISE -  $8\text{nV}/\sqrt{\text{Hz}}$  max at 10kHz
- LOW VOLTAGE DRIFT -  $5\mu\text{V}/^\circ\text{C}$  max (B grade)
- LOW OFFSET VOLTAGE -  $250\mu\text{V}$  max (B grade)
- LOW BIAS CURRENTS - 10pA max at  $25^\circ\text{C}$  Ambient (B Grade)
- HIGH SPEED -  $10\text{V}/\mu\text{sec}$  min (OPA102)
- GAIN BANDWIDTH PRODUCT - 40MHz (OPA102)

### APPLICATIONS

- LOW NOISE SIGNAL CONDITIONING
- LIGHT MEASUREMENTS
- RADIATION MEASUREMENTS
- PIN DIODE APPLICATIONS
- DENSITOMETERS
- PHOTODIODE/PHOTOMULTIPLIER CIRCUITS
- LOW NOISE DATA ACQUISITION


### DESCRIPTION

The OPA101 and OPA102 are the first FET operational amplifiers available with noise characteristics (voltage spectral density) guaranteed and 100% tested.

The amplifiers have a complementary set of specifications permitting low errors in signal conditioning applications; low noise, low bias current, high open-loop gain, high common-mode rejection, low offset voltage, low offset voltage drift, etc.

In addition, the amplifiers have moderately high speed. The OPA101 is compensated for unity gain stability and has a slew rate of  $5\text{V}/\mu\text{sec}$ , min. The OPA102 is compensated for gains of  $3\text{V}/\text{V}$  and above and has a slew rate of  $10\text{V}/\mu\text{sec}$ , min.

Each unit is laser-trimmed for low offset voltage and low offset voltage drift versus temperature. Bias currents are specified with the units fully warmed up at  $+25^\circ\text{C}$  ambient temperature.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

# SPECIFICATIONS

## ELECTRICAL

Specifications at  $T_A = +25^\circ\text{C}$  and  $\pm V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.

MODEL		OPA101/102AM			OPA101/102BM			UNITS
PARAMETER	CONDITÓN	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
<b>INPUT NOISE</b>								
Voltage Noise Density	$f_o = 1\text{Hz}^{(1)}$		100	200		80	100	$\text{nV}/\sqrt{\text{Hz}}$
	$f_o = 10\text{Hz}$		32	60		25	30	$\text{nV}/\sqrt{\text{Hz}}$
	$f_o = 100\text{Hz}$		14	30		11	15	$\text{nV}/\sqrt{\text{Hz}}$
	$f_o = 1\text{kHz}$		9	15		8	12	$\text{nV}/\sqrt{\text{Hz}}$
	$f_o = 10\text{kHz}$		7	8		7	8	$\text{nV}/\sqrt{\text{Hz}}$
$f_c$ : 1/f Corner Frequency	$f_o = 100\text{kHz}$		6.5	8		6.5	8	$\text{nV}/\sqrt{\text{Hz}}$
			125			100		Hz
Voltage Noise	$f_B = 0.1\text{Hz}$ to $10\text{Hz}^{(1)}$		1.3	2.6		1.0	1.3	$\mu\text{V}$ , p-p
	$f_B = 10\text{Hz}$ to $10\text{kHz}$		1.0	1.2		0.8	1.0	$\mu\text{V}$ , rms
	$f_B = 10\text{Hz}$ to $100\text{kHz}$		2.1	2.6		2.1	2.6	$\mu\text{V}$ , rms
Current Noise Density	$f_o = 0.1\text{Hz}$ thru $10\text{kHz}$		2.0			1.4		$\text{fA}/\sqrt{\text{Hz}}$
Current Noise	$f_B = 0.1\text{Hz}$ to $10\text{Hz}$		38			26		$\text{fA}$ , p-p
	$f_B = 10\text{Hz}$ to $10\text{kHz}$		200			140		$\text{fA}$ , rms
<b>DYNAMIC RESPONSE</b>								
Bandwidth, Unity Gain	Small Signal							
OPA101			10			*		MHz
OPA102			Note 2			*		
Gain-Bandwidth Product	$A_{CL} = 100$							
OPA101			20			*		MHz
OPA102			40			*		MHz
Full Power Bandwidth	$V_o = 20\text{V}$ , p-p; $R_L = 1\text{k}\Omega$							
OPA101		80	100		*	*		kHz
OPA102		160	210		*	*		kHz
Slew Rate	$V_o = \pm 10\text{V}$ ; $R_L = 1\text{k}\Omega$							
OPA101	$A_{CL} = -1$	5	6.5		*	*		$\text{V}/\mu\text{sec}$
OPA102	$A_{CL} = -3$	10	14		*	*		$\text{V}/\mu\text{sec}$
Settling Time (OPA101)	$V_o = \pm 5\text{V}$ ; $A_{CL} = -1$ ; $R_L = 1\text{k}\Omega$							
$\epsilon = 1\%$			2			*		$\mu\text{sec}$
$\epsilon = 0.1\%$			2.5			*		$\mu\text{sec}$
$\epsilon = 0.01\%$			10			*		$\mu\text{sec}$
Settling Time (OPA102)	$V_o = \pm 5\text{V}$ ; $A_{CL} = -3$ ; $R_L = 1\text{k}\Omega$							
$\epsilon = 1\%$			1			*		$\mu\text{sec}$
$\epsilon = 0.1\%$			1.5			*		$\mu\text{sec}$
$\epsilon = 0.01\%$			8			*		$\mu\text{sec}$
Small-Signal Overshoot	$R_L = 1\text{k}\Omega$ ; $C_L = 100\text{pF}$							
OPA101	$A_{CL} = +1$		15			*		%
OPA102	$A_{CL} = +3$		20			*		%
Rise Time	10% to 90%, Small Signal							
OPA101			40			*		nsec
OPA102			30			*		nsec
Phase Margin	$R_L = 1\text{k}\Omega$							
OPA101	$A_{CL} = +1$		60			*		Degrees
OPA102	$A_{CL} = +3$		45			*		Degrees
Overload Recovery <sup>(3)</sup>								
OPA101	$A_{CL} = -1$ , 50% overdrive		1			*		$\mu\text{sec}$
OPA102	$A_{CL} = -3$ , 50% overdrive		0.8			*		$\mu\text{sec}$
<b>OPEN-LOOP GAIN, DC</b>								
Full Load	$V_o = \pm 10\text{V}$ ; $R_L = 1\text{k}\Omega$	94	105		*	*		dB
No Load	$V_o = \pm 10\text{V}$ ; $R_L \geq 10\text{k}\Omega$	96	108		*	*		dB
<b>RATED OUTPUT</b>								
Voltage	$I_o = \pm 12\text{mA}$	$\pm 12$	$\pm 13$		*	*		V
Current	$V_o = \pm 12\text{V}$	$\pm 12$	$\pm 30$		*	*		mA
Output Resistance	Open-Loop, $f = \text{DC}$		500			*		$\Omega$
Short-Circuit Current			$\pm 45$			*		mA
Capacitive Load Range	Phase Margin $\geq 25^\circ$							
OPA101	$A_{CL} = +1$		500			*		pF
OPA102	$A_{CL} = +3$		300			*		pF
<b>INPUT OFFSET VOLTAGE</b>								
Initial Offset	$T_A = +25^\circ\text{C}$		$\pm 100$	$\pm 500$		$\pm 50$	$\pm 250$	$\mu\text{V}$
vs Temperature	$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		$\pm 6$	$\pm 10$		$\pm 3$	$\pm 5$	$\mu\text{V}/^\circ\text{C}$
vs Supply Voltage	$\pm 5\text{VDC} \leq  V_{CC}  \leq \pm 20\text{VDC}$		$\pm 10$	$\pm 50$		*	*	$\mu\text{V}/\text{V}$
vs Time			$\pm 10$			*	*	$\mu\text{V}/\text{mo.}$
Adjustment Range	Circuit in "Connection Diagram"		$\pm 1$			*	*	mV
<b>INPUT BIAS CURRENT</b>								
Initial Bias	$T_A = +25^\circ\text{C}$		-12	-15		-6	-10	pA
vs Temperature			Note 4			*	*	
vs Supply Voltage			Note 5			*	*	



## ELECTRICAL (CONT)

MODEL	PARAMETER	CONDITION	OPA101/102AM			OPA101/102BM			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT DIFFERENCE CURRENT</b>									
Initial Difference vs Temperature vs Supply Voltage		$T_A = +25^\circ\text{C}$		$\pm 3$ Note 4 Note 5	$\pm 6$		$\pm 1.5$ *	$\pm 4$	pA
<b>INPUT IMPEDANCE</b>									
Differential Resistance				10 <sup>12</sup>			*		$\Omega$
Differential Capacitance				1			*		pF
Common-mode Resistance				10 <sup>13</sup>			*		$\Omega$
Common-mode Capacitance				3			*		pF
<b>INPUT VOLTAGE RANGE</b>									
Common-mode Voltage Range		Linear Operation	80	$\pm ( V_{CC}  - 3)$		*	*		V
Common-mode Rejection		$f_0 = \text{DC}, V_{CM} = \pm 10\text{V}$		105		*	*		dB
<b>POWER SUPPLY</b>									
Rated Voltage				$\pm 15$		*	*		VDC
Voltage Range		Derated Performance	$\pm 5$		$\pm 20$	*	*	*	VDC
Current, Quiescent				5.8	8	*	*	*	mA
<b>TEMPERATURE RANGE</b>									
Specification			-25		+85	*	*	*	$^\circ\text{C}$
Operating		Derated Performance	-55		+125	*	*	*	$^\circ\text{C}$
Storage			-65		+150	*	*	*	$^\circ\text{C}$

NOTES: \*Specifications same as for OPA101/102AM.

- Parameter is untested and is not guaranteed. This specification is established to a 90% confidence level.
- Minimum stable gain for the OPA102 is 3V/V.

- Time required for output to return from saturation to linear operation following the removal of an input overdrive signal.
- Doubles approximately every 8.5 $^\circ\text{C}$ .
- See Typical Performance Curves.


## ABSOLUTE MAXIMUM RATINGS

Supply	$\pm 20\text{VDC}$
Internal Power Dissipation <sup>(1)</sup>	750mW
Differential Input Voltage <sup>(2)</sup>	$\pm 20\text{VDC}$
Input Voltage, Either Input <sup>(2)</sup>	$\pm 20\text{VDC}$
Storage Temperature Range	-65 $^\circ\text{C}$ to +150 $^\circ\text{C}$
Operating Temperature Range	-55 $^\circ\text{C}$ to +125 $^\circ\text{C}$
Lead Temperature (soldering, 10 seconds)	+300 $^\circ\text{C}$
Output Short-Circuit Duration <sup>(3)</sup>	60 seconds
Junction Temperature	+175 $^\circ\text{C}$

### NOTES:

- Package must be derated according to the details in the Application Information section.
- For supply voltages less than  $\pm 20\text{VDC}$ , the absolute maximum input is equal to the supply voltage.
- Short-circuit may be to ground only. See discussion of Thermal Model in the Application Information section.

## CONNECTION DIAGRAM



## MECHANICAL SPECIFICATIONS

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.489	.522	12.42	13.28
C	.243	.307	6.17	7.80
D	.018	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.200 BASIC		5.08 BASIC	
K	.500	--	12.7	--
L	.110	.160	2.79	4.06
M	45 $^\circ$ BASIC		45 $^\circ$ BASIC	
N	.095	.105	2.41	2.67

NOTE: Leads in true position within  $.010"$  (.25mm) R at MMC at seating plane.


Pin numbers shown for reference only. Numbers may not be marked on package.

Pin material and plating composition conform to method 2003 solderability of MIL-STD-883 (except paragraph 3.2).

Weight: 2 grams













Order Number:  
OPA101AM OPA101BM  
OPA102AM OPA102BM













## PIN CONFIGURATION




# TYPICAL PERFORMANCE CURVES

( $T_A = +25^\circ\text{C}$ ,  $\pm V_{CC} = \pm 15\text{VDC}$ , unless otherwise noted. Performance curves apply to both OPA101 and OPA102 unless otherwise noted.)







**POWER SUPPLY REJECTION VS FREQUENCY**




**SETTLING TIME VS CLOSED-LOOP GAIN**




**OUTPUT VOLTAGE VS FREQUENCY**




**POWER SUPPLY REJECTION VS FREQUENCY**




**SETTLING TIME VS CLOSED-LOOP GAIN**




**OUTPUT VOLTAGE VS FREQUENCY**




**INPUT BIAS CURRENT VS TEMPERATURE AND INPUT OFFSET CURRENT VS TEMPERATURE**



**INPUT BIAS CURRENT VS INPUT VOLTAGE AND INPUT OFFSET CURRENT VS INPUT VOLTAGE**



**INPUT BIAS CURRENT VS SUPPLY VOLTAGE**



# APPLICATION INFORMATION

## INTRODUCTION

The availability of detailed noise spectral density characteristics for the OPA101/102 amplifiers allows an accurate noise error analysis in a variety of different circuit configurations. The fact that the spectral characteristics are guaranteed maximums allows absolute noise errors to be truly bounded. Other FET amplifiers normally use simpler specifications of rms noise in a given bandwidth (typically 10Hz to 10kHz) and peak-to-peak noise (typically specified in the band 0.1Hz to 10Hz). These specifications do not contain enough information to allow accurate analysis of noise behavior in any but the simplest of circuit configurations.




FIGURE 1. Noise Model of OPA101/102.

Noise in the OPA101/102 can be modeled as shown in Figure 1. This model is the same form as the DC model for offset voltage ( $E_{OS}$ ) and bias currents ( $I_B$ ). In fact, if the voltage  $e_n(t)$  and currents  $i_n(t)$  are thought of as general instantaneous error sources, then they could represent either noise or DC offsets. The error equations for the general instantaneous model are shown in Figure 2 below.




FIGURE 2. Circuit With Error Sources.

If the instantaneous terms represent DC errors (i.e., offset voltage and bias currents) the equation is a useful tool to compute actual errors. It is not, however, useful in the same direct way to compute noise errors. The basic problem is that noise cannot be predicted as a function of time. It is a random variable and must be described in probabilistic terms. It is normally described by some type of average - most commonly the rms value.

$$N_{rms} \triangleq \sqrt{1/T \int_0^T n^2(t) dt} \quad (1)$$

where  $N_{rms}$  is the rms value of some random variable  $n(t)$ . In the case of amplifier noise,  $n(t)$  represents either  $e_n(t)$  or  $i_n(t)$ .

The internal noise sources in operational amplifiers are normally uncorrelated. That is, they are randomly related to each other in time and there is no systematic phase relationship. Uncorrelated noise quantities are combined as root-sum-squares. Thus, if  $n_1(t)$ ,  $n_2(t)$ , and  $n_3(t)$  are uncorrelated then their combined value is

$$N_{TOTAL,rms} = \sqrt{N_1^2_{rms} + N_2^2_{rms} + N_3^2_{rms}} \quad (2)$$

The basic approach in noise error calculations then is to identify the noise sources, segment them into conveniently handled groups (in terms of the shape of their noise spectral densities), compute the rms value of each group, and then combine them by root-sum-squares to get the total noise.

## TYPICAL APPLICATION

The circuit in Figure 3 is a common application of a low noise FET amplifier. It will be used to demonstrate the above noise calculation method.




FIGURE 3. Pin Photo Diode Application.

C1 is a PIN photo diode connected in the photovoltaic mode (no bias voltage) which produces an output current  $i_{in}$  when exposed to the light,  $\lambda$ .

A more complete circuit is shown in Figure 4. The values shown for  $C_1$  and  $R_1$  are typical for small geometry PIN diodes with sensitivities in the range of 0.5 A/W. The value of  $C_2$  is what would be expected from stray capacitance with moderately careful layout (0.5pF to 2pF). A larger value of  $C_2$  would normally be used to limit the bandwidth and reduce the voltage noise at higher frequencies.




FIGURE 4. Noise Model of Photo Diode Application.

In Figure 4,  $e_n$  and  $i_n$  represent the amplifier's voltage and current spectral densities,  $e_n(\omega)$  and  $i_n(\omega)$  respectively. These are shown in Figure 5.




FIGURE 5. Noise Voltage and Current Spectral Density.

Figure 6 shows the desired "gain" of the circuit (transimpedance of  $e_o/i_{in} = Z_2(s)$ ). It has a single-pole rolloff at  $f_2 = 1/(2\pi R_2 C_2) = \omega_2/2\pi$ . Output noise is minimized if  $f_2$  is made smaller. Normally  $R_2$  is chosen for the desired DC transimpedance based on the full scale input current ( $i_{in}$  full scale) and maximum output ( $e_o$  max). Then  $C_2$  is chosen to make  $f_2$  as small as possible consistent with the necessary signal frequency response.




FIGURE 6. Transimpedance.

### Voltage Noise

Figure 7 shows the noise voltage gain for the circuit in Figure 4. It is derived from the equation

$$e_o = e_n \left[ \frac{A}{1 + A\beta} \right] = e_n \frac{1}{\beta} \left[ \frac{1}{1 + \frac{1}{A\beta}} \right] \quad (3)$$

where:

$A = A(\omega)$  is the open-loop gain

$\beta = \beta(\omega)$  is the feedback factor. It is the amount of output voltage feedback to the input of the op amp.

$A\beta = A(\omega)\beta(\omega)$  is the loop gain. It is the amount of the output voltage feedback to the input and then amplified and returned to the output.




FIGURE 7. Noise Voltage Gain.

Note that for large loop gain ( $A\beta \gg 1$ )

$$e_o \cong e_n \frac{1}{\beta} \quad (4)$$

For the circuit in Figure 4 it can be shown that

$$\frac{1}{\beta} = 1 + \frac{R_2(R_1 C_1 s + 1)}{R_1(R_2 C_2 s + 1)} \quad (5)$$

This may be rearranged to

$$\frac{1}{\beta} = \frac{R_2 + R_1}{R_1} \left[ \frac{\tau_a s + 1}{\tau_2 s + 1} \right] \quad (5a)$$

where  $\tau_a = (R_1 \parallel R_2)(C_1 \parallel C_2)$  (5b)

$$= \left[ \frac{R_1 R_2}{R_1 + R_2} \right] (C_1 + C_2)$$

and  $\tau_2 = R_2 C_2$  (5c)

Then,  $f_a = \frac{1}{2\pi\tau_a}$  and  $f_2 = \frac{1}{2\pi\tau_2}$  (5d)

For very low frequencies ( $f \ll f_a$ ),  $s$  approaches zero and equation 5 becomes

$$\frac{1}{\beta} = 1 + \frac{R_2}{R_1} \quad (6)$$

For very high frequencies ( $f \gg f_2$ ),  $s$  approaches infinity and equation 5 becomes

$$\frac{1}{\beta} = 1 + \frac{C_1}{C_2} \quad (7)$$

The noise voltage spectral density at the output is obtained by multiplying the amplifier's noise voltage spectral density (Figure 5a) times the circuit's noise gain (Figure 7). Since both curves are plotted on log-log scales the multiplication can be performed by the addition of the two curves. The result is shown in Figure 8.




FIGURE 8. Output Noise Voltage Spectral Density.

The total rms noise at the amplifier's output due to the amplifier's internal voltage noise is derived from the  $e_n(\omega)$  function in Figure 8 with the following expression:

$$E_{o, rms} = \sqrt{\int_{-\infty}^{+\infty} e_n^2(\omega) d\omega} \quad (8)$$

It is both convenient and informative to calculate the rms noise using a piecewise approach (region-by-region) for each of the four regions indicated in Figure 8.

Region 1;  $f_1 = 0.01 \text{ Hz}$  to  $f_c = 100 \text{ Hz}$

$$E_{n1, rms} = K_1 \left(1 + \frac{R_2}{R_1}\right) \sqrt{\ln(f_c/f_1)} \quad (9)$$

$$= 80 \text{ nV}/\sqrt{\text{Hz}} \left(1 + \frac{10^7}{10^8}\right) \sqrt{\ln \frac{100}{0.01}} \quad (9a)$$

$$= 2.67 \mu\text{V}$$

This region has the characteristic of  $1/f$  or "pink" noise (slope of  $-10 \text{ dB}$  per decade on the log-log plot of  $e_n(\omega)$ ). The selection of  $0.01 \text{ Hz}$  is somewhat arbitrary but it can be shown that for this example there would be only negligible additional contribution by extending  $f_1$  several decades lower. Note that  $K_1(1 + R_2/R_1)$  is the value of  $e_n$  at  $f = 1 \text{ Hz}$ .

Region 2;  $f_c = 100 \text{ Hz}$  to  $f_a = 673 \text{ Hz}$

$$E_{n2, rms} = K_2 \left(1 + \frac{R_2}{R_1}\right) \sqrt{f_a - f_c} \quad (10)$$

$$= 8 \text{ nV}/\sqrt{\text{Hz}} \left(1 + \frac{10^7}{10^8}\right) \sqrt{673 - 100} \quad (10a)$$

$$= 0.21 \mu\text{V}$$

This is a region of "white" noise which leads to the form of equation (10).

Region 3;  $f_a = 673 \text{ Hz}$  to  $f_2 = 15.9 \text{ kHz}$

$$E_{n3, rms} = K_2 \cdot K_3 \sqrt{\frac{f_2^3}{3} - \frac{f_a^3}{3}} \quad (11)$$

$$= 8 \text{ nV}/\sqrt{\text{Hz}} (1.63 \times 10^{-3}) \sqrt{\frac{(15.9 \text{ k})^3}{3} - \frac{(673)^3}{3}} \quad (11a)$$

$$= 15.1 \mu\text{V}$$

This is the region of increasing noise gain (slope of  $+20 \text{ dB}$ /decade on the log-log plot) caused by the lead network formed by the resistance  $R_1 \parallel R_2$  and the capacitance  $(C_1 + C_2)$ . Note that  $K_3 \cdot K_2$  is the value of the  $e_o(\omega)$  function for this segment projected back to  $1 \text{ Hz}$ .

Region 4;  $f > 15.9 \text{ kHz}$

$$E_{n4, rms} = K_2 \left(1 + \frac{C_1}{C_2}\right) \sqrt{\left[\frac{\pi}{2}\right] f_3 - f_2} \quad (12)$$

$$= 8 \text{ nV}/\sqrt{\text{Hz}} \left(1 + \frac{25}{1}\right) \sqrt{\left[\frac{\pi}{2}\right] 380 \text{ k} - 15.9 \text{ k}} \quad (12a)$$

$$= 158.5 \mu\text{V}$$

This is a region of white noise with a single order rolloff at  $f_3 = 380 \text{ kHz}$  caused by the intersection of the  $1/\beta$  curve and the open-loop gain curve. The value of  $380 \text{ kHz}$  is obtained from observing the intersection point of Figure 7. The  $\pi/2$  applied to  $f_3$  is to convert from a  $3 \text{ dB}$  corner frequency to an effective noise bandwidth.

### Current Noise

The output voltage component due to current noise is equal to:

$$E_{ni} = i_n \times Z_2(s) \quad (13)$$

$$\text{where } Z_2(s) = R_2 \parallel X_{C_2} \quad (13a)$$

This voltage may be obtained by combining the information from figures 5 (b) and 6 together with the open loop gain curve of Figure 7. The result is shown in Figure 9 below.




FIGURE 9. Output Voltage Due to Noise Current.

Using the same techniques that were used for the voltage noise:

Region 1;  $0.1 \text{ Hz}$  to  $10 \text{ kHz}$

$$E_{n1} = 1.4 \times 10^{-8} \sqrt{10k-0.1} \quad (14)$$

$$= 1.4 \mu V$$

Region 2; 10kHz to 15.9kHz

$$E_{n2} = 1.4 \times 10^{-12} \sqrt{\frac{(15.9k)^3}{3} - \frac{(10k)^3}{3}} \quad (14a)$$

$$= 1.4 \mu V$$

Region 3;  $f > 15.9kHz$

$$E_{n3} = 2.2 \times 10^{-8} \sqrt{\frac{\pi}{2} 380k - 15.9k} \quad (14b)$$

$$= 16.8 \mu V$$

$$E_{n \text{ total}} = 10^{-6} \sqrt{(1.4)^2 + (1.4)^2 + (16.8)^2} \quad (14c)$$

$$= 16.9 \mu V_{\text{rms}}$$

### Resistor Noise

For a complete noise analysis of the circuit in Figure 4, the noise of the feedback resistor,  $R_2$ , must also be included. The thermal noise of the resistor is given by:

$$E_{R \text{ rms}} = \sqrt{4kTRB} \quad (15)$$

$k$  = Boltzmann's constant =  $1.38 \times 10^{-23}$

Joules/°Kelvin

$T$  = Absolute temperature (degrees Kelvin)

$R$  = Resistance (ohms)

$B$  = Effective noise bandwidth (Hz) (ideal filter assumed)

At 25°C this becomes

$$E_{R \text{ rms}} \cong 0.13 \sqrt{RB}$$

$E_{R \text{ rms}}$  in  $\mu V$

$R$  in  $M\Omega$

$B$  in Hz

For the circuit in Figure 4

$$R_2 = 10^7 \Omega = 10M\Omega$$

$$B = \frac{\pi}{2} (f_2) = \frac{\pi}{2} 15.9k$$

Then

$$E_{R \text{ rms}} = (411nV/\sqrt{Hz}) \sqrt{B}$$

$$= (411nV/\sqrt{Hz}) \sqrt{\frac{\pi}{2} 15.9kHz}$$

$$= 64.9 \mu V_{\text{rms}}$$

### Total Noise

The total noise may now be computed from

$$E_{n \text{ total}} = \sqrt{E_{n1}^2 + E_{n2}^2 + E_{n3}^2 + E_{n4}^2 + E_{nR}^2 + E_{ni}^2} \quad (16)$$

$$= \sqrt{2.67^2 + 0.21^2 + 15.1^2 + 158.5^2 + 64.9^2 + 16.9^2} \quad (16a)$$

$$= \sqrt{7.1 + 0.04 + 228 + 25122 + 4212 + 286} \quad (16b)$$

$$= 173 \mu V_{\text{rms}}$$

### Conclusions

Examination of the results in equation (16b) together with the curves in Figure 8 leads to some interesting conclusions. In this example 84% of the noise comes from  $E_{n4}$ . From Figure 8 it is seen that this is the area beyond the pole formed by  $R_2$  and  $C_2$ .

The  $E_{n4}$  contribution could be reduced several ways. The most common method is to increase  $C_2$ . This reduces  $f_2$  and the value of  $K_2(1 + C_1/C_2)$  (see Figure 8). It also reduces the signal bandwidth (see Figure 6) and the final value of  $C_2$  is normally a compromise between noise gain and necessary signal bandwidth.

It should be noted that increasing  $C_2$  will also affect  $f_a$  since  $f_a$  is determined by  $(C_1 + C_2)$  (see equation (5b)). Normally  $C_2$  is larger than  $C_1$  and  $f_2$  will change more than  $f_a$  for a given change in  $C_2$ .

The other means of reducing the noise in region 4 involves changing amplifier parameters. For example, the use of a slower amplifier would move the open-loop gain curve to the left and decrease  $f_3$ . Of course, reducing the value of  $K_2$ , the noise floor, would also reduce the noise in this region.

The second largest component is the resistor noise  $E_{nR}$  (14% of the total noise). A lower resistor value decreases resistor noise as a function of  $\sqrt{R}$ , but it also lowers the desired signal gain as a direct function of  $R$ . Thus, lowering  $R$  reduces the signal-to-noise ratio at the output which shows that the feedback resistor should be as large as possible. The noise contribution due to  $R_2$  can be decreased by raising the value of  $C_2$  (lowering  $f_2$ ) but this reduces signal bandwidth.

It is interesting to note that the current noise of the amplifier accounted for only 1% of the total  $E_n$ . This is different than would be expected when comparing the current and voltage spectral densities with the size of the feedback resistor. For example, if we define a characteristic value of resistance as

$$R_{\text{characteristic}} = \frac{e_n(\omega)}{i_n(\omega)} \text{ at } f = 10kHz \quad (17)$$

$$= \frac{8nV/\sqrt{Hz}}{1.4fA/\sqrt{Hz}}$$

$$= 5.7M\Omega$$

Thus, in simple transimpedance circuits with feedback resistors greater than the characteristic value, the amplifier's current noise would cause more output noise than the amplifier's voltage noise. Based on this and the 10M $\Omega$  feedback resistor in the example, the amplifier noise current would be expected to have a higher contribution than the noise voltage. The reason it does not in the example of Figure 4 is that the noise voltage has high gain at higher frequencies (Figure 7) and the noise current does not (Figure 6).

The fourth largest component of total noise comes from  $E_{n3}$  (0.8%). Decreasing  $C_1$  will also lower the term  $K_2(1 + C_1/C_2)$ . In this case,  $f_2$  will stay fixed and  $f_a$  will move to the right (i.e., the +20dB/decade slope segment will move



to the right). This can have a significant reduction on noise without lowering the signal bandwidth. This points out the importance of maintaining low capacitance at the amplifier's input in low noise applications.

### Shielding and Guarding

The low noise, low bias current and high input impedance of the OPA101/102 are well suited to a number of precision applications. In order to fully benefit from the outstanding specifications of this unit, careful layout, shielding, and guarding are required. Careless signal wiring or printed circuit board layout can easily degrade circuit performance several orders of magnitude below the capability of the OPA101/102.

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry. The metal case of the OPA101/102 is connected to pin 8 and is not connected to any internal amplifier circuitry. Thus it is possible to use the case as a shield to reduce noise pickup.

Unless care is used, leakage currents across printed circuit boards can easily exceed the bias current of the OPA101/102. To avoid leakage problems, it is recommended that a Teflon IC socket be used or that at least the signal input lead of the amplifier be wired to a Teflon standoff. If this is not done and instead the OPA101/102 is to be soldered directly into a printed circuit board, utmost care must be

used in planning the board layout. A "guard" pattern should completely surround the two amplifier input leads and should be connected to a low impedance point which is at the signal input potential (see Figure 10). The amplifier case, pin 8, should also be connected to the guard. This insures that the entire amplifier circuitry is fully surrounded by the guard potential. This minimizes the voltage placed across any leakage paths and thus reduces leakage currents. In addition, noise pickup is also reduced.

Figures 11, 12, and 13 show typical applications using the guard and case shielding.

Cleanliness is also a prime concern in low bias current circuits. It is recommended that after installation is complete the assembly be washed with a low residue solvent such as TMC Freon followed by rinsing with deionized water. The use of some form of high dielectric conformal coating such as a good two-part urethane should be considered if the assembly will be used in air environment which could deposit contaminants on the low current circuitry.




FIGURE 10. Connection of Case Guard and Input Guard.




FIGURE 11. Ultra-Low Current to Voltage Converter.




FIGURE 12. Ultra-High Input Impedance Noninverting Circuit.




FIGURE 13. Low Drift Integrator.

### Thermal Model

Figure 14 is the thermal model for the OPA101/102 where:

$T_J$  = Junction temperature (output load)

$T_{J^*}$  = Junction temperature (no load)

$T_C$  = Case temperature

$T_A$  = Ambient temperature

$\theta_{CA}$  = Thermal resistance, case-to-ambient

$\theta_{HS}$  = Effective thermal resistance of the heat sink

$P_{DQ}$  = Quiescent power dissipation

$$|+V_{CC}| I_{+QUIESCENT} + |-V_{CC}| I_{-QUIESCENT}$$

$P_{DX}$  = Power dissipation in the output transistor

$$= (V_{OUT} - V_{CC}) I_{OUT}$$

(In a complementary output stage only one output transistor is conducting current at a time.)




FIGURE 14. OPA101/102 Thermal Model

This model is obviously not the simple one-power source model used with most linear integrated circuits. It is, however, a more accurate model for multichip hybrid integrated circuits where the quiescent power is dissipated in the input stage and the internal power dissipation due to the load is dissipated in a somewhat physically separated output stage.

The model in Figure 14 must be used in conjunction with the OPA101/102's absolute maximum ratings of internal power dissipation and junction temperature to determine the derated power dissipation capability of the package.

As an example of how to use this model, consider this problem: Determine the output transistor junction temperature when the output has its maximum load resistance and is operated at the worst-case output voltage conditions. Assume  $V_{CC} = \pm 15VDC$  and  $T_A = 25^\circ C$ .

Maximum  $P_{DX}$  occurs where  $V_{OUT} = 1/2V_{CC}$ . Then

$$P_{DX \max} = \frac{(V_{CC})^2}{4R_{load}} \quad (18)$$

$$T_J = T_A + P_{DQ} [\theta_2 + (\theta_{HS} \parallel \theta_{CA})] + P_{DX} [\theta_1 + \theta_2 + (\theta_{HS} \parallel \theta_{CA})] \quad (19)$$

$$\text{where } (\theta_{HS} \parallel \theta_{CA}) = \frac{\theta_{HS}\theta_{CA}}{\theta_{HS} + \theta_{CA}} = 90^\circ C/W$$

Substituting appropriate values yields

$$\begin{aligned} T_J &= 25^\circ + (30V \times 8mA)[85^\circ C/W + 90^\circ C/W] \\ &+ \frac{(15V)^2}{4 \times 1k\Omega} [75^\circ C/W + 85^\circ C/W + 90^\circ C/W] \\ &= 25^\circ C + 42^\circ C + 14^\circ C = T_A + 56^\circ C \\ &= 81^\circ C \end{aligned}$$

The conclusion is that under a worst-case output voltage condition and with a  $1k\Omega$  load the junction temperature rise is  $56^\circ C$  above ambient. Thus, under these conditions, the device could be operated in an ambient up to  $119^\circ C$  without exceeding the  $175^\circ C$  junction temperature rating.

A similar analysis for conditions of the output short-circuited to ground where

$$P_{DX \text{ SS}} = V_{CC} I_{(output \text{ limit})} \quad (20)$$

shows that the maximum junction temperature rating of  $175^\circ C$  is exceeded. Thus, the output should not be shorted to ground for sustained periods of time.

## HEAT SINK

The heat sink used on the OPA101/102 should not be removed. It has the effect of reducing the package thermal resistance from  $150^\circ C/W$  to about  $90^\circ C$  per watt. Removing the heat sink would naturally increase the junction temperature of the amplifier which would in turn raise the input bias current. The change in thermal resistance also affects the noise performance. Removing the heat sink would increase the noise in the 1/f region.



# OPA103

For a /883B version of this product see OPA105/883B in the Military Products section.

## Low Drift - Low Bias Current FET Input OPERATIONAL AMPLIFIER

### FEATURES

- LOW BIAS CURRENT, 1pA, max
- HIGH INPUT IMPEDANCE,  $10^{15}\Omega$
- ULTRA-LOW DRIFT,  $2\mu\text{V}/^\circ\text{C}$ , max
- LOW OFFSET VOLTAGE, 0.25mV, max
- LOW QUIESCENT CURRENT, 1.5mA, max
- HERMETICALLY SEALED TO-99 PACKAGE

### APPLICATIONS

- CURRENT TO VOLTAGE CONVERSION
- LONG TERM PRECISION INTEGRATION
- PRECISION VOLTAGE AMPLIFICATION FOR HIGH INPUT IMPEDANCE APPLICATIONS SUCH AS:
  - photo current detectors
  - pH electrodes
  - biological probes/transducers

### DESCRIPTION


The OPA103 is a precision low bias current operational amplifier. Guaranteed low initial offset voltage (0.25mV, max) and associated drift versus temperature ( $2\mu\text{V}/^\circ\text{C}$ , max) is achieved by laser-adjusting the amplifier during manufacturing. This feature, and guaranteed low bias current (1pA, max), allow greater system accuracy with no external components.

Quiescent current (1.5mA, max) is unaffected by changes in ambient temperature or power supply voltage. Other characteristics of the OPA103 include internal compensation for unity-gain stability and

rapid thermal response for quick stabilization after turn-on or temperature changes.

The amplifier is free from latch-up and is protected for continuous output shorts to common. As an added protection feature, either of the trim pins can be accidentally shorted to a potential greater than the negative supply voltage without damage.

The standard pin configuration (741 type) of the OPA103 allows the user drop-in replacement capability. A pin 8 case connection permits the reduction of noise and leakage by employing guarding techniques.



# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$  and  $\pm V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.

MODEL	OPA103AM			OPA103BM			OPA103CM			OPA103DM			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>OPEN-LOOP GAIN, DC, <math>V_{OUT} \pm 10\text{V}</math></b>													
Rated Load, $R_L \geq 2\text{k}\Omega$	100	106		*	*		*	*		*	*		dB
$R_L \geq 10\text{k}\Omega$		112		*	*		*	*		*	*		dB
$T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$ , $R_L \geq 2\text{k}\Omega$	94	100		*	*		*	*		*	*		dB
<b>RATED OUTPUT</b>													
Voltage at $R_L = 2\text{k}\Omega$ , $T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$	$\pm 10$	$\pm 12$		*	*		*	*		*	*		V
$R_L = 10\text{k}\Omega$ , $T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$	$\pm 12$	$\pm 13$		*	*		*	*		*	*		V
Current, $T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$ ; $V_O = \pm 10\text{V}$	$\pm 5$	$\pm 10$		*	*		*	*		*	*		mA
Output Impedance		3		*	*		*	*		*	*		k $\Omega$
Load Capacitance(1)	500	1000		*	*		*	*		*	*		pF
Short Circuit Current	10	25		*	*		*	*		*	*		mA
<b>FREQUENCY RESPONSE</b>													
Unity Gain, Small Signal		1		*	*		*	*		*	*		MHz
Full Power Response	14	20		*	*		*	*		*	*		kHz
Slew Rate	0.9	1.3		*	*		*	*		*	*		V/ $\mu\text{sec}$
Settling Time (0.1%)		9		*	*		*	*		*	*		$\mu\text{sec}$
Settling Time (0.01%)		20		*	*		*	*		*	*		$\mu\text{sec}$
Overload Recovery(2), 50% overdrive		4	15	*	*		*	*		*	*		$\mu\text{sec}$
<b>INPUT OFFSET VOLTAGE</b>													
Initial Offset, $T_A = +25^\circ\text{C}$		$\pm 200$	$\pm 500$		*	*		$\pm 100$	$\pm 250$		$\pm 100$	$\pm 250$	$\mu\text{V}$
vs Temperature, $T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$		$\pm 15$	$\pm 25$		$\pm 10$	$\pm 15$		$\pm 3$	$\pm 5$		$\pm 1$	$\pm 2$	$\mu\text{V}/^\circ\text{C}$
vs Supply Voltage, $T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$		$\pm 20$	$\pm 200$		*	*		*	*		*	*	$\mu\text{V}/\text{V}$
<b>INPUT BIAS CURRENT(3)</b>													
Initial Bias, $T_A = +25^\circ\text{C}$			-2		*	-1		*	-1		*	-1	pA
vs Supply Voltage		0.005			*			*			*		pA
<b>INPUT DIFFERENCE CURRENT</b>													
Initial Difference, $T_A = +25^\circ\text{C}$		$\pm 0.3$			$\pm 0.2$			$\pm 0.2$			$\pm 0.2$		pA
<b>INPUT IMPEDANCE</b>													
Differential		$10^{13}  0.8$			*			*			*		$\Omega    \text{pF}$
Common-mode		$10^{15}  1.6$			*			*			*		$\Omega    \text{pF}$
<b>INPUT NOISE</b>													
Voltage, $f_o = 10\text{Hz}$		55			*			*			*		nV/ $\sqrt{\text{Hz}}$
$f_o = 100\text{Hz}$		35			*			*			*		nV/ $\sqrt{\text{Hz}}$
$f_o = 1\text{kHz}$		30			*			*			*		nV/ $\sqrt{\text{Hz}}$
$f_o = 10\text{kHz}$		25			*			*			*		nV/ $\sqrt{\text{Hz}}$
$f_B = 0.1\text{Hz}$ to $10\text{Hz}$		3.0			*			*			*		$\mu\text{V}$ (p-p)
Current, $f_B = 0.1\text{Hz}$ to $10\text{Hz}$		0.01			*			*			*		pA (p-p)
$f_B = 10\text{Hz}$ to $10\text{kHz}$		0.003			*			*			*		pA, rms
$f_o = 1\text{kHz}$		0.6			*			*			*		fA/ $\sqrt{\text{Hz}}$
<b>INPUT VOLTAGE RANGE</b>													
Differential	$\pm 20$				*	*		*	*		*	*	V
Common-mode, $T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$	$\pm 10$	$\pm 12$			*	*		*	*		*	*	V
Common-mode Rejection, $V_{IN} = \pm 10\text{V}$	76	86			*	*		*	*		*	*	dB
Maximum Safe Input Voltage		$\pm V_{CC}$			*	*		*	*		*	*	V
<b>POWER SUPPLY</b>													
Rated Voltage		$\pm 15$			*	*		*	*		*	*	VDC
Voltage Range, derated performance	$\pm 5$		$\pm 20$		*	*		*	*		*	*	VDC
Current, quiescent $T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$		1.0	1.5		*	*		*	*		*	*	mA
<b>TEMPERATURE RANGE (ambient)</b>													
Specification	-25		+85	*	*	*		*	*	*	*	*	$^\circ\text{C}$
Operating	-55		+125	*	*	*		*	*	*	*	*	$^\circ\text{C}$
Storage	-65		+150	*	*	*		*	*	*	*	*	$^\circ\text{C}$
$\theta$ junction - ambient		235			*	*		*	*		*	*	$^\circ\text{C}/\text{W}$

\*Specifications same as for OPA103AM.

### NOTES:

- Stability guaranteed with load capacitance  $\leq 500\text{pF}$ .
- Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive signal.
- Bias current is tested and guaranteed after 5 minutes of operation at  $T_A = +25^\circ\text{C}$ . For higher temperature the bias current doubles every  $+10^\circ\text{C}$ .

## MECHANICAL

### TO-99 PACKAGE


DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.185	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.200 BASIC		5.08 BASIC	
H	.026	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	--	12.7	--
L	.110	.160	2.79	4.06
M	45° BASIC		45° BASIC	
N	.095	.105	2.41	2.67

Weight: 1 gram


Note:  
Leads in true position within .010" (.25mm) R at MMC at seating plane.  
Pin numbers shown for reference only.  
Numbers may not be marked on package.

Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).

## CONNECTION DIAGRAM



## TYPICAL PERFORMANCE CURVES



# APPLICATIONS INFORMATION

## THERMAL RESPONSE TIME

Thermal response time is an important parameter in low drift operational amplifiers like the OPA103. A low drift specification would be of little value if the amplifier took a long time to stabilize after turn-on or ambient temperature change. The TO-99 package and careful circuit design provide the necessary quick thermal response. Typical warm-up drift of the OPA103 is approximately 20 seconds (see Typical Performance Curves).

## GUARDING AND SHIELDING

The ultra-low bias current and high input impedance of the OPA103 are well-suited to a number of stringent applications. However, careless signal wiring of printed circuit board layout can degrade circuit performance several orders of magnitude below the capability of the OPA103.

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA103. To avoid leakage problems, it is recommended that the signal input lead of the OPA103 be wired to a Teflon standoff. If the OPA103 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the two amplifier input leads and should be connected to a low impedance point which is at the signal input potential.

The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup. Figure 1 illustrates the use of the guard. The resistor  $R_3$  shown in Figure 1 is optional. It may be used to compensate effects of very large source resistances. However, note that its use would also increase the noise due to the thermal noise of  $R_3$ .

## OFFSET VOLTAGE ADJUSTMENT

Although the OPA103 has a low initial offset voltage ( $250\mu\text{V}$ ), some applications may require external nulling of this small offset. Figure 2 shows the recommended circuit for adjustment of the offset voltage. External

offset voltage adjustment changes the laser adjusted offset voltage temperature drift slightly. The drift will change approximately  $0.3\mu\text{V}/^\circ\text{C}$ , for every  $100\mu\text{V}$  of offset adjustment.




FIGURE 1. Connection of Input Guard.




FIGURE 2. External Nulling of Offset Voltage.

For a /883B version of this product, see OPA106/883B in the Military Products section.

## Ultra-Low Bias Current Low Drift FET Input OPERATIONAL AMPLIFIER

### FEATURES

- SPECIFICATIONS GUARANTEED OVER TEMPERATURE
- ULTRA-LOW BIAS CURRENT, 75nA, max
- HIGH INPUT IMPEDANCE,  $10^{15}\Omega$
- LOW DRIFT,  $10\mu\text{V}/^\circ\text{C}$ , max
- LOW OFFSET VOLTAGE, 0.5mV, max
- LOW QUIESCENT CURRENT, 1.5mA, max

### DESCRIPTION

The OPA104 is a precision low bias current operational amplifier. Guaranteed low initial offset voltage (0.5mV, max) and associated drift versus temperature ( $10\mu\text{V}/^\circ\text{C}$ , max) is achieved by laser-adjusting the amplifier during manufacturing. The low offset, in addition to the guaranteed low bias current (75fA, max), allows greater system accuracy with no external components.

Quiescent current (1.5mA, max) is unaffected by changes in ambient temperature or power supply voltage. Other characteristics of the OPA104 include internal compensation for unity-gain stability and


### APPLICATIONS

- CURRENT TO VOLTAGE CONVERSION
- LONG TERM PRECISION INTEGRATION
- PRECISION VOLTAGE AMPLIFICATION FOR HIGH INPUT IMPEDANCE APPLICATIONS SUCH AS:
  - photo current detectors
  - pH electrodes
  - biological probes/transducers

rapid thermal response for quick stabilization after turn-on or ambient temperature changes.

The amplifier is free from latch-up and is protected for continuous output shorts to common. As an added protection feature, either of the trim pins can be accidentally shorted to a potential greater than the negative supply voltage without damage.

The standard pin configuration (741 type) of the OPA104 allows the user drop-in replacement capability. A pin 8 case connection permits the reduction of noise and leakage by employing guarding techniques.



# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$  and  $\pm V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.

MODEL	OPA104AM			OPA104BM			OPA104CM			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>OPEN-LOOP GAIN, DC, <math>V_{OUT} = \pm 10\text{V}</math></b>										
Rated Load, $R_L \geq 2\text{k}\Omega$	100	108		*	*		*	*		dB
$R_L \geq 10\text{k}\Omega$	106	112		*	*		*	*		dB
$T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$ , $R_L \geq 2\text{k}\Omega$	92	100		*	*		*	*		dB
<b>RATED OUTPUT</b>										
Voltage at $R_L = 2\text{k}\Omega$ , $T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$	$\pm 10$	$\pm 12$		*	*		*	*		V
$R_L = 10\text{k}\Omega$ , $T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$	$\pm 12$	$\pm 13$		*	*		*	*		V
Current $T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$	$\pm 5$	$\pm 10$		*	*		*	*		mA
Output Impedance		3		*	*		*	*		$\text{k}\Omega$
Load Capacitance <sup>(1)</sup>	500	1000		*	*		*	*		pF
Short Circuit Current	10	25		*	*		*	*		mA
<b>FREQUENCY RESPONSE</b>										
Unity Gain, Small Signal		1		*	*		*	*		MHz
Full Power Response	25	35		*	*		*	*		kHz
Slew Rate	1.6	2.2		*	*		*	*		V/ $\mu\text{sec}$
Settling Time (0.1%), $A_v = -1$ , $V_O = 0$ to $\pm 10\text{V}$		6		*	*		*	*		$\mu\text{sec}$
Settling Time (0.01%), $A_v = -1$ , $V_O = 0$ to $\pm 10\text{V}$		18		*	*		*	*		$\mu\text{sec}$
Overload Recovery <sup>(2)</sup> , 50% overdrive		4	15	*	*	*	*	*		$\mu\text{sec}$
<b>INPUT OFFSET VOLTAGE</b>										
Initial Offset, $T_A = +25^\circ\text{C}$		$\pm 200$	$\pm 1000$		$\pm 200$	$\pm 500$		$\pm 200$	$\pm 500$	$\mu\text{V}$
vs Temperature, $T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$		$\pm 15$	$\pm 25$		$\pm 10$	$\pm 15$		$\pm 5$	$\pm 10$	$\mu\text{V}/^\circ\text{C}$
vs Supply Voltage, $T_A = +25^\circ\text{C}$		$\pm 10$	$\pm 100$		*	*		*	*	$\mu\text{V}/\text{V}$
vs Supply Voltage, $T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$		$\pm 20$	$\pm 150$		*	*		*	*	$\mu\text{V}/\text{V}$
<b>INPUT BIAS CURRENT<sup>(3)</sup></b>										
Initial Bias, $T_A = +25^\circ\text{C}$			-300			-150			-75	fA
vs Supply Voltage		1								fA/V
<b>INPUT DIFFERENCE CURRENT</b>										
Initial Difference, $T_A = +25^\circ\text{C}$		$\pm 80$			$\pm 80$			$\pm 40$		fA
<b>INPUT IMPEDANCE</b>										
Differential		$10^{14} \parallel 0.5$		*	*		*	*		$\Omega \parallel \text{pF}$
Common-mode		$10^{15} \parallel 1.0$		*	*		*	*		$\Omega \parallel \text{pF}$
<b>INPUT NOISE</b>										
Voltage, $f_o = 10\text{Hz}$		75		*	*		*	*		nV/ $\sqrt{\text{Hz}}$
$f_o = 100\text{Hz}$		55		*	*		*	*		nV/ $\sqrt{\text{Hz}}$
$f_o = 1\text{kHz}$		35		*	*		*	*		nV/ $\sqrt{\text{Hz}}$
$f_o = 10\text{kHz}$		35		*	*		*	*		nV/ $\sqrt{\text{Hz}}$
$f_b = 0.1\text{Hz}$ to $10\text{Hz}$		6		*	*		*	*		$\mu\text{V}$ , p-p
Current, $f_b = 0.1\text{Hz}$ to $10\text{Hz}$		3		*	*		*	*		fA, p-p
$f_b = 10\text{Hz}$ to $10\text{kHz}$		10		*	*		*	*		fA, rms
$f_o = 1\text{kHz}$		0.25		*	*		*	*		fA/ $\sqrt{\text{Hz}}$
<b>INPUT VOLTAGE RANGE</b>										
Differential	$\pm 20$			*	*		*	*		V
Common-mode, $T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$	$\pm 10$	$\pm 12$		*	*		*	*		V
Common-mode Rejection at $V_{IN} = \pm 10\text{V}$	66	76		*	*		80	90		dB
Maximum Safe Input Voltage		$\pm V_S$		*	*		*	*		V
<b>POWER SUPPLY</b>										
Rated Voltage		$\pm 15$		*	*		*	*		VDC
Voltage Range, derated performance	$\pm 5$		$\pm 20$	*	*		*	*		VDC
Current, quiescent $T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$		1.0	1.5	*	*		*	*		mA
<b>TEMPERATURE RANGE (ambient)</b>										
Specification	-25		+85	*	*		*	*		$^\circ\text{C}$
Operating	-55		+125	*	*		*	*		$^\circ\text{C}$
Storage	-65		+150	*	*		*	*		$^\circ\text{C}$
$\theta$ junction - ambient		235		*	*		*	*		$^\circ\text{C}/\text{W}$


\*Specifications same as for OPA104AM.

### NOTES:

- Stability guaranteed with load capacitance  $\leq 500\text{pF}$ .
- Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive signal.
- Bias current is tested and guaranteed after 5 minutes of operation at  $T_A = +25^\circ\text{C}$ . For higher temperature the bias current doubles approximately every  $+10^\circ\text{C}$ .



## MECHANICAL




DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.165	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	--	12.7	--
L	.110	.160	2.79	4.06
M	45° BASIC		45° BASIC	
N	.095	.105	2.41	2.67


Weight: 1 gram

Pin material and plating composition conform to Method 2003; solderability of MIL-STD-883 (except paragraph 3.2).

## CONNECTION DIAGRAM



## TYPICAL PERFORMANCE CURVES



# APPLICATIONS INFORMATION

## THERMAL RESPONSE TIME

Thermal response time is an important parameter in low drift operational amplifiers like the OPA104. A low drift specification would be of little value if the amplifier took a long time to stabilize after turn-on or ambient temperature change. The TO-99 package and careful circuit design provide the necessary quick thermal response. Typical warm-up drift of the OPA104 is approximately 20 seconds (see Typical Performance Curves).

## GUARDING AND SHIELDING

The ultra-low bias current and high input impedance of the OPA104 are well-suited to a number of stringent applications. However, careless signal wiring of printed circuit board layout can degrade circuit performance several orders of magnitude below the capability of the OPA104.

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA104. To avoid leakage problems, it is recommended that the signal input lead of the OPA104 be wired to a Teflon standoff. If the OPA104 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the two amplifier input leads and should be connected to a low impedance point which is at the signal input potential.

The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup. Figure 1 illustrates the use of the guard.

## OFFSET VOLTAGE ADJUSTMENT

Although the OPA104 has a low initial offset voltage ( $500\mu\text{V}$ ), some applications may require external nulling of this small offset. Figure 2 shows the recommended circuit for adjustment of the offset voltage. External offset voltage adjustment changes the laser adjusted offset voltage temperature drift slightly. The drift will change approximately  $0.3\mu\text{V}/^\circ\text{C}$ , for every  $100\mu\text{V}$  of offset adjustment.

## TYPICAL APPLICATION

The circuit in Figure 3 is a common application of a low noise FET amplifier. Noise calculations are often important when using low current photodiodes.

CR1 is a PIN photodiode connected in the photovoltaic mode (no bias voltage) which produces an output current  $i_{in}$  when exposed to the light,  $\lambda$ .

A more complete circuit is shown in Figure 4. The values shown for  $C_1$  and  $R_1$  are typical for small geometry PIN diodes with sensitivities in the range of  $0.5 \text{ A/W}$ . The

value of  $C_2$  ( $0.5\text{pF}$  to  $2\text{pF}$ ) is what would be typically required to compensate for the pole generated by the capacitance at the input node. A larger value of  $C_2$  could be used to limit the bandwidth and reduce the voltage noise at higher frequencies.




FIGURE 1. Connection of Input Guard.




FIGURE 2. External Nulling of Offset Voltage.




FIGURE 3. Pin Photodiode Application.




FIGURE 4. Model of Photodiode Application.



# OPA111

## Low Noise Precision *Difet*<sup>®</sup> OPERATIONAL AMPLIFIER

### FEATURES

- **LOW NOISE:** 100% tested,  $8nV/\sqrt{\text{Hz}}$  max at 10kHz
- **LOW BIAS CURRENT:** 1pA max
- **LOW OFFSET:** 250 $\mu$ V max
- **LOW DRIFT:** 1 $\mu$ V/ $^{\circ}$ C max
- **HIGH OPEN-LOOP GAIN:** 120dB min
- **HIGH COMMON-MODE REJECTION:** 100dB min

### APPLICATIONS

- **PRECISION INSTRUMENTATION**
- **DATA ACQUISITION**
- **TEST EQUIPMENT**
- **OPTOELECTRONICS**
- **MEDICAL EQUIPMENT—CAT SCANNER**
- **RADIATION HARD EQUIPMENT**

### DESCRIPTION


The OPA111 is a precision monolithic dielectrically-isolated FET (*Difet*<sup>®</sup>) operational amplifier. Outstanding performance characteristics allow its use in the most critical instrumentation applications.

Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET<sup>®</sup> amplifiers.

Very-low bias current is obtained by dielectric isolation with on-chip guarding.

Laser trimming of thin-film resistors gives very-low offset and drift. Extremely-low noise is achieved with new circuit design techniques (patented). A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.

Standard 741 pin configuration allows upgrading of existing designs to higher performance levels.



OPA111 SIMPLIFIED CIRCUIT

BIFET<sup>®</sup>National Semiconductor Corp., *Difet*<sup>®</sup>Burr-Brown Corp.

# SPECIFICATIONS

## ELECTRICAL

At  $V_{CC} = \pm 15\text{VDC}$  and  $T_A = +25^\circ\text{C}$  unless otherwise noted. Pin 8 connected to ground.

PARAMETER	CONDITIONS	OPA111AM			OPA111BM			OPA111SM			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT</b>											
<b>NOISE</b>											
Voltage, $f_o = 10\text{Hz}$	100% tested		40	80		30	60		40	80	$\text{nV}/\sqrt{\text{Hz}}$
$f_o = 100\text{Hz}$	100% tested		15	40		11	30		15	40	$\text{nV}/\sqrt{\text{Hz}}$
$f_o = 1\text{kHz}$	100% tested		8	15		7	12		8	15	$\text{nV}/\sqrt{\text{Hz}}$
$f_o = 10\text{kHz}$	100% tested		6	8		6	8		6	8	$\text{nV}/\sqrt{\text{Hz}}$
$f_o = 10\text{Hz to } 10\text{kHz}$	100% tested		0.7	1.2		0.6	1.0		0.7	1.2	$\mu\text{V, rms}$
Current, $f_o = 0.1\text{Hz to } 10\text{Hz}$	(1)		1.6	3.3		1.2	2.5		1.6	3.3	$\mu\text{V, p-p}$
Current, $f_o = 0.1\text{Hz to } 10\text{Hz}$	(1)		9.5	15		7.5	12		9.5	15	$\text{fA, p-p}$
$f_o = 0.1\text{Hz thru } 20\text{kHz}$	(1)		0.5	0.8		0.4	0.6		0.5	0.8	$\text{fA}/\sqrt{\text{Hz}}$
<b>OFFSET VOLTAGE</b> <sup>(2)</sup>											
Input Offset Voltage	$V_{cm} = 0\text{VDC}$		$\pm 100$	$\pm 500$		$\pm 50$	$\pm 250$		$\pm 100$	$\pm 500$	$\mu\text{V}$
Average Drift	$T_A = T_{MIN}$ to $T_{MAX}$		$\pm 2$	$\pm 5$		$\pm 0.5$	$\pm 1$		$\pm 2$	$\pm 5$	$\mu\text{V}/^\circ\text{C}$
Supply Rejection	$V_{CC} = \pm 10\text{V to } \pm 18\text{V}$	90	110		100	110		90	110		$\text{dB}$
			$\pm 3$	$\pm 31$		$\pm 3$	$\pm 10$		$\pm 3$	$\pm 31$	$\mu\text{V/V}$
<b>BIAS CURRENT</b> <sup>(2)</sup>											
Input Bias Current	$V_{cm} = 0\text{VDC}$		$\pm 0.8$	$\pm 2$		$\pm 0.5$	$\pm 1$		$\pm 0.8$	$\pm 2$	$\text{pA}$
<b>OFFSET CURRENT</b> <sup>(2)</sup>											
Input Offset Current	$V_{cm} = 0\text{VDC}$		$\pm 0.5$	$\pm 1.5$		$\pm 0.25$	$\pm 0.75$		$\pm 0.5$	$\pm 1.5$	$\text{pA}$
<b>IMPEDANCE</b>											
Differential			$10^{13} \parallel 1$			$10^{13} \parallel 1$			$10^{13} \parallel 1$		$\Omega \parallel \text{pF}$
Common-Mode			$10^{14} \parallel 3$			$10^{14} \parallel 3$			$10^{14} \parallel 3$		$\Omega \parallel \text{pF}$
<b>VOLTAGE RANGE</b>											
Common-Mode Input Range		$\pm 10$	$\pm 11$		$\pm 10$	$\pm 11$		$\pm 10$	$\pm 11$		$\text{V}$
Common-Mode Rejection	$V_{IN} = \pm 10\text{VDC}$	90	110		100	110		90	110		$\text{dB}$
<b>OPEN-LOOP GAIN, DC</b>											
Open-Loop Voltage Gain	$R_L \geq 2\text{k}\Omega$	114	125		120	125		114	125		$\text{dB}$
<b>FREQUENCY RESPONSE</b>											
Unity Gain, Small Signal			2			2			2		$\text{MHz}$
Full Power Response	20V p-p, $R_L = 2\text{k}$	16	32		16	32		16	32		$\text{kHz}$
Slew Rate	$V_o = \pm 10\text{V}, R_L = 2\text{k}$	1	2		1	2		1	2		$\text{V}/\mu\text{sec}$
Settling Time, 0.1%	Gain = -1, $R_L = 2\text{k}$		6			6			6		$\mu\text{sec}$
Settling Time, 0.01%	10V step		10			10			10		$\mu\text{sec}$
Overload Recovery, 50% Overdrive <sup>(3)</sup>	Gain = -1		5			5			5		$\mu\text{sec}$
<b>RATED OUTPUT</b>											
Voltage Output	$R_L = 2\text{k}\Omega$	$\pm 11$	$\pm 12$		$\pm 11$	$\pm 12$		$\pm 11$	$\pm 12$		$\text{V}$
Current Output	$V_o = \pm 10\text{VDC}$	$\pm 5.5$	$\pm 10$		$\pm 5.5$	$\pm 10$		$\pm 5.5$	$\pm 10$		$\text{mA}$
Output Resistance	DC, open loop		100			100			100		$\Omega$
Load Capacitance Stability	Gain = +1		1000			1000			1000		$\text{pF}$
Short Circuit Current		10	40		10	40		10	40		$\text{mA}$
<b>POWER SUPPLY</b>											
Rated Voltage			$\pm 15$			$\pm 15$			$\pm 15$		$\text{VDC}$
Voltage Range, Derated Performance		$\pm 5$		$\pm 18$	$\pm 5$		$\pm 18$	$\pm 5$		$\pm 18$	$\text{VDC}$
Current, Quiescent	$I_o = 0\text{mADC}$		2.5	3.5		2.5	3.5		2.5	3.5	$\text{mA}$
<b>TEMPERATURE RANGE</b>											
Specification	Ambient temp.	-25		+85	-25		+85	-55		+125	$^\circ\text{C}$
Operating	Ambient temp.	-55		+125	-55		+125	-55		+125	$^\circ\text{C}$
Storage	Ambient temp.	-65		+150	-65		+150	-65		+150	$^\circ\text{C}$
$\theta$ Junction-Ambient			200			200			200		$^\circ\text{C}/\text{W}$

NOTES: (1) Sample tested—this parameter is guaranteed. (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up. (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive.


# ELECTRICAL [FULL TEMPERATURE RANGE SPECIFICATIONS]

At  $V_{CC} = \pm 15\text{VDC}$  and  $T_A = T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.


PARAMETER	CONDITIONS	OPA111AM			OPA111BM			OPA111SM			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>TEMPERATURE RANGE</b>											
Specification Range	Ambient temp.	-25		+85	-25		+85	-55		+125	°C
<b>INPUT</b>											
OFFSET VOLTAGE <sup>(1)</sup>	$V_{cm} = 0\text{VDC}$		$\pm 220$	$\pm 1000$		$\pm 110$	$\pm 500$		$\pm 300$	$\pm 1500$	$\mu\text{V}$
Input Offset Voltage			$\pm 2$	$\pm 5$		$\pm 0.5$	$\pm 1$		$\pm 2$	$\pm 5$	$\mu\text{V}/^\circ\text{C}$
Average Drift			100			100			100		$\text{dB}$
Supply Rejection	$V_{CC} = \pm 10\text{V}$ to $\pm 18\text{V}$	86	$\pm 10$	$\pm 50$	90	$\pm 10$	$\pm 32$	86	$\pm 10$	$\pm 50$	$\mu\text{V}/\text{V}$
<b>BIAS CURRENT<sup>(1)</sup></b>											
Input Bias Current	$V_{cm} = 0\text{VDC}$		$\pm 50$	$\pm 250$		$\pm 30$	$\pm 130$		$\pm 820$	$\pm 4100$	$\text{pA}$
<b>OFFSET CURRENT<sup>(1)</sup></b>											
Input Offset Current	$V_{cm} = 0\text{VDC}$		$\pm 30$	$\pm 200$		$\pm 15$	$\pm 100$		$\pm 510$	$\pm 3100$	$\text{pA}$
<b>VOLTAGE RANGE</b>											
Common-Mode Input Range		$\pm 10$	$\pm 11$		$\pm 10$	$\pm 11$		$\pm 10$	$\pm 11$		$\text{V}$
Common-Mode Rejection	$V_{IN} = \pm 10\text{VDC}$	86	100		90	100		86	100		$\text{dB}$
<b>OPEN-LOOP GAIN, DC</b>											
Open-Loop Voltage Gain	$R_L \geq 2\text{k}\Omega$	110	120		114	120		110	120		$\text{dB}$
<b>RATED OUTPUT</b>											
Voltage Output	$R_L = 2\text{k}\Omega$	$\pm 10.5$	$\pm 11$		$\pm 11$	$\pm 11$		$\pm 11$	$\pm 11$		$\text{V}$
Current Output	$V_o = \pm 10\text{VDC}$	$\pm 5.25$	$\pm 10$		$\pm 5.25$	$\pm 10$		$\pm 5.25$	$\pm 10$		$\text{mA}$
Short Circuit Current	$V_o = 0\text{VDC}$	10	40		10	40		10	40		$\text{mA}$
<b>POWER SUPPLY</b>											
Current, Quiescent	$I_c = 0\text{mADC}$		2.5	3.5		2.5	3.5		2.5	3.5	$\text{mA}$

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.

## ORDERING INFORMATION



## CONNECTION DIAGRAM



## ABSOLUTE MAXIMUM RATINGS


Supply	$\pm 18\text{VDC}$
Internal Power Dissipation <sup>(1)</sup>	500mW
Differential Input Voltage <sup>(2)</sup>	$\pm 36\text{VDC}$
Input Voltage Range <sup>(2)</sup>	$\pm 18\text{VDC}$
Storage Temperature Range	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
Operating Temperature Range	$-55^\circ\text{C}$ to $+125^\circ\text{C}$
Lead Temperature (soldering, 10 seconds)	$+300^\circ\text{C}$
Output Short Circuit Duration <sup>(3)</sup>	Continuous
Junction Temperature	$+175^\circ\text{C}$

NOTES:

- Packages must be derated based on  $\theta_{JC} = 150^\circ\text{C}/\text{W}$  or  $\theta_{JA} = 200^\circ\text{C}/\text{W}$ .
- For supply voltages less than  $\pm 18\text{VDC}$  the absolute maximum input voltage is equal to  $+18\text{V} > V_{IN} > -V_{CC} - 6\text{V}$ . See Figure 2.
- Short circuit may be to power supply common only. Rating applies to  $+25^\circ\text{C}$  ambient. Observe dissipation limit and  $T_J$ .

## MECHANICAL "M" PACKAGE TO-99 (Hermetic)

NOTE:  
Leads in true position within .010" (.25mmR) at seating plane.











Pin numbers shown for reference only. Numbers may not be marked on package.

Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.185	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	--	12.7	--
L	.110	.180	2.79	4.06
M	.45° BASIC		45° BASIC	
N	.095	.105	2.41	2.67

# TYPICAL PERFORMANCE CURVES


$T_A = +25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.




# TYPICAL PERFORMANCE CURVES [CONT]

$T_A = +25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.


BIAS AND OFFSET CURRENT  
vs TEMPERATURE




BIAS AND OFFSET CURRENT  
vs INPUT COMMON MODE VOLTAGE




POWER SUPPLY REJECTION  
vs FREQUENCY




COMMON-MODE REJECTION  
vs FREQUENCY




COMMON-MODE REJECTION  
vs INPUT COMMON MODE VOLTAGE




OPEN-LOOP FREQUENCY RESPONSE



GAIN-BANDWIDTH AND SLEW RATE  
vs TEMPERATURE









GAIN-BANDWIDTH AND SLEW RATE  
vs SUPPLY VOLTAGE



# TYPICAL PERFORMANCE CURVES [CONT]

$T_A = +25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.



## APPLICATIONS INFORMATION

### OFFSET VOLTAGE ADJUSTMENT

The OPA111 offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about  $0.3\mu\text{V}/^\circ\text{C}$  for each  $100\mu\text{V}$  of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as 741 and AD547. The OPA111 can replace most other amplifiers by leaving the external null circuit unconnected.

### INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their




FIGURE 1. Offset Voltage Trim.



inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET amplifiers can be destroyed by the loss of  $-V_{CC}$ .

Unlike BIFET amplifiers, the *Difet* OPA111 requires input current limiting resistors only if its input voltage is greater than 6 volts more negative than  $=V_{CC}$ . A 10k $\Omega$  series resistor will limit input current to a safe level with up to  $\pm 15V$  input levels even if both supply voltages are lost.

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.

Static protection is recommended when handling any precision IC operational amplifier.




FIGURE 2. Input Current vs Input Voltage with  $\pm V_{CC}$  Pins Grounded.

### GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA111. To avoid leakage problems, it is recommended that the signal input lead of the OPA111 be wired to a Teflon standoff. If the OPA111 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential.

The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup (see Figure 3).

If guarding is not required, pin 8 (case) should be connected to ground.




FIGURE 3. Connection of Input Guard.

### NOISE: FET VERSUS BIPOLAR

Low noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases, so consider the effect of source resistance on overall operational amplifier noise performance. At low source impedances, the lower voltage noise of a bipolar operational amplifier is superior, but at higher impedances the high current noise of a bipolar amplifier becomes a serious liability. Above about 15k $\Omega$  the OPA111 will have lower total noise than an OP-27 (see Figure 4).




FIGURE 4. Voltage Noise Spectral Density Versus Source Resistance.

### BIAS CURRENT CHANGE VERSUS COMMON-MODE VOLTAGE

The input bias currents of most popular BIFET operational amplifiers are affected by common-mode voltage (Figure 5). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely-low bias current of the OPA111 is not compromised by common-mode voltage.




FIGURE 5. Input Bias Current Versus Common-Mode Voltage.

### APPLICATIONS CIRCUITS

Figures 6 through 18 are circuit diagrams of various applications for the OPA111.




FIGURE 7. Zero-Bias Schottky Diode Square-Law RF Detector.




FIGURE 6. Pyroelectric Infrared Detector.




FIGURE 8. Computerized Axial Tomography (CAT) Scanner Channel Amplifier.




FIGURE 9. Low-Droop Positive Peak Detector.




FIGURE 10. High Impedance ( $10^{14}\Omega$ ) Amplifier.




FIGURE 11. Sensitive Photodiode Amplifier.




FIGURE 12. 60Hz Reject Filter.




FIGURE 16. 0.6Hz Second Order Low-Pass Filter.




FIGURE 13. Piezoelectric Transducer Charge Amplifier.




FIGURE 14. RIAA Equalized Phono Preamp.




FIGURE 15. High Sensitivity (under  $1\text{nW}$ ) Fiber Optic Receiver for 9600 Baud Manchester Data.




FIGURE 17. 'N' Stage Parallel-Input Amplifier For Reduced Relative Amplifier Noise At The Output.




FIGURE 18. FET Input Instrumentation Amplifier.



# OPA111HT

## Wide Temperature Range *Difet*<sup>®</sup> OPERATIONAL AMPLIFIER

### FEATURES

- FULLY SPECIFIED OVER  $-55^{\circ}\text{C}$  to  $+200^{\circ}\text{C}$
- LOW BIAS CURRENT
- LOW NOISE
- MONOLITHIC
- HERMETIC TO-99 PACKAGE
- 100% BURN-IN AT  $+200^{\circ}\text{C}$

### APPLICATIONS

- WELL LOGGING
- DOWN-HOLE INSTRUMENTATION
- ENGINE CONTROLS
- EMISSIONS CONTROLS
- EXTREMELY SEVERE ENVIRONMENT
- RADIATION HARD EQUIPMENT

### DESCRIPTION


The OPA111HT is a precision monolithic dielectrically-isolated FET (*Difet*<sup>®</sup>) operational amplifier. Outstanding performance characteristics allow its use in the most critical instrumentation applications.

The OPA111HT is tested and guaranteed over an extremely wide temperature range:  $-55^{\circ}\text{C}$  to  $+200^{\circ}\text{C}$ . In addition, it has demonstrated an ability to withstand a total dose of  $10 \times 10^6$  RAD (Si) of 2.5MeV electrons, and a neutron fluence of  $1 \times 10^{13}$ , 1MeV equivalent  $\text{n}/\text{cm}^2$ .

Laser trimmed thin-film resistors give very-low offset and drift. Extremely-low noise is achieved with new circuit design techniques (patented). A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.

Standard 741 pin configuration allows upgrading of existing designs to higher performance levels.

*Difet*<sup>®</sup> Burr-Brown Corp.



# SPECIFICATIONS

## ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At  $V_{CC} = \pm 15\text{VDC}$ ,  $T_A =$  indicated temperature, Pin 8 connected to ground.


PARAMETER	CONDITIONS	+25°C			-55°C TO +125°C			+200°C			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT NOISE</b>											
Voltage, $f_o = 10\text{Hz}$	(1)		40			50			65		$\text{nV}/\sqrt{\text{Hz}}$
$f_o = 100\text{Hz}$	(1)		15			17			19		$\text{nV}/\sqrt{\text{Hz}}$
$f_o = 1\text{kHz}$	(1)		8			9			9.5		$\text{nV}/\sqrt{\text{Hz}}$
$f_o = 10\text{kHz}$	(1)		6			7			8		$\text{nV}/\sqrt{\text{Hz}}$
$f_b = 10\text{Hz to } 10\text{kHz}$	(1)		0.7			0.8			0.9		$\mu\text{V, rms}$
$f_b = 0.1\text{Hz to } 10\text{Hz}$	(1)		1.6								$\mu\text{V, p-p}$
Current, $f_b = 0.1\text{Hz to } 10\text{Hz}$	(1)		9.5								$\text{fA, p-p}$
$f_o = 0.1\text{Hz thru } 20\text{kHz}$	(1)		0.5								$\text{fA}/\sqrt{\text{Hz}}$
<b>OFFSET VOLTAGE<sup>(2)</sup></b>											
Input Offset Voltage	$V_{CM} = 0\text{VDC}$		$\pm 100$	$\pm 500$		$\pm 300$	$\pm 2\text{mV}$		$\pm 1.8\text{mV}$	$\pm 5\text{mV}$	$\mu\text{V}$
Average Drift	$T_A = T_{MIN}$ to $T_{MAX}$					$\pm 2$			$\pm 8$		$\mu\text{V}/^\circ\text{C}$
Supply Rejection	$V_{CC} = \pm 9\text{V to } \pm 15\text{V}$	90	110	$\pm 31$	86	100	$\pm 50$	80	97	$\pm 14$	$\text{dB}$
<b>BIAS CURRENT<sup>(2)(3)</sup></b>											
Input Bias Current	$V_{CM} = 0\text{VDC}$		0.8	2		820	2.1nA		65nA	150nA	pA
<b>OFFSET CURRENT<sup>(2)(3)</sup></b>											
Input Offset Current	$V_{CM} = 0\text{VDC}$		$\pm 0.5$	$\pm 1.5$		$\pm 510$	$\pm 1.6\text{nA}$		$\pm 5\text{nA}$	$\pm 50\text{nA}$	pA
<b>IMPEDANCE</b>											
Differential			$10^{13} \parallel 1$								$\Omega \parallel \text{pF}$
Common-Mode			$10^{14} \parallel 3$								$\Omega \parallel \text{pF}$
<b>VOLTAGE RANGE</b>											
Common-Mode Input Range		$\pm 10$	$\pm 11$		$\pm 10$	$\pm 11$		$\pm 10$	$\pm 11$		V
Common-Mode Rejection	$V_{IN} = \pm 10\text{VDC}$	90	110		86	100		80	95		dB
<b>OPEN-LOOP GAIN, DC</b>											
Open-Loop Voltage Gain	$R_L \geq 2\text{k}\Omega$	114	125		108	120		90	99		dB
<b>FREQUENCY RESPONSE</b>											
Unity Gain, Small Signal			2			1.5			0.6		MHz
Full Power Response	20V p-p, $R_L = 2\text{k}\Omega$		32			17			11		kHz
Slew Rate	$V_O = \pm 10\text{V}$ , $R_L = 2\text{k}\Omega$	1	2			1.1			0.7		V/ $\mu\text{s}$
Settling Time, 0.1%	Gain = -1, $R_L = 2\text{k}\Omega$		6								$\mu\text{s}$
0.01%	10V step		10								$\mu\text{s}$
Overload Recovery, 50% Overdrive <sup>(4)</sup>	Gain = -1		5								$\mu\text{s}$
<b>RATED OUTPUT</b>											
Voltage Output	$R_L = 2\text{k}\Omega$	$\pm 10$	$\pm 13$		$\pm 10$	$\pm 12.9$		$\pm 10$	$\pm 12.7$		V
Current Output	$V_O = \pm 10\text{VDC}$	$\pm 5$	$\pm 10$		$\pm 5$	$\pm 10$		$\pm 5$	$\pm 10$		mA
Output Resistance	DC, open loop		100								$\Omega$
Load Capacitance Stability	Gain = +1		1000								pF
Short Circuit Current		10	40								mA
<b>POWER SUPPLY</b>											
Rated Voltage			$\pm 15$			$\pm 15$			$\pm 15$		VDC
Voltage Range, Derated Performance		$\pm 5$		$\pm 18$							VDC
Current, Quiescent	$I_O = 0\text{mADC}$		2.3	3.5		2.4	3.5		2.4	3.7	mA
<b>TEMPERATURE RANGE</b>											
Specification <sup>(5)</sup>	Ambient temp.	-55		+200							$^\circ\text{C}$
Operating	Ambient temp.	-65		+225							$^\circ\text{C}$
Storage	Ambient temp.	-65		+225							$^\circ\text{C}$
$\theta$ Junction-Ambient			175								$^\circ\text{C}/\text{W}$

NOTES: (1) Noise testing available—inquire. (2) Offset voltage, offset current, and bias current on grade HT are also guaranteed with the units fully warmed up. (3) Bias current and offset current double approximately every  $10^\circ\text{C}$  up to about  $130^\circ\text{C}$ . (4) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive. (5) 100% tested at  $-55^\circ\text{C}$ ,  $+25^\circ\text{C}$ , and  $+200^\circ\text{C}$  using forced-air environment.  $+125^\circ\text{C}$  specification is guaranteed by design.

## ORDERING INFORMATION

	OPA111 HT
Basic Model Number _____	
Performance Grade _____	
HT = $-55^\circ\text{C}$ to $+200^\circ\text{C}$	

## CONNECTION DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Supply	±18VDC
Internal Power Dissipation <sup>(1)</sup>	500mW
Differential Input Voltage	±36VDC
Input Voltage Range	±18VDC
Storage Temperature Range	-65°C to +225°C
Operating Temperature Range	-65°C to +225°C
Lead Temperature (soldering, 10 seconds)	+300°C
Output Short Circuit Duration <sup>(2)</sup>	Continuous
Junction Temperature	+250°C

NOTES: (1) Packages must be derated based on  $\theta_{JC} = 45^\circ\text{C/W}$  or  $\theta_{JA} = 175^\circ\text{C/W}$ . (2) Short circuit may be to power supply common only. Rating applies to +25°C ambient. Observe dissipation limit and T<sub>J</sub>.

## MECHANICAL


### "M" PACKAGE

### TO-99 (Hermetic)

NOTE: Leads in true position within  $010^\circ$  ( $25\text{mmR}$ ) at MMC at seating plane.

Pin numbers shown for reference only. Numbers may not be marked on package.





Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).







DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.165	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	500		12.7	
L	.110	.160	2.79	4.06
M	45° BASIC		45° BASIC	
N	.095	.105	2.41	2.67


## TYPICAL PERFORMANCE CURVES

T<sub>A</sub> = +25°C, V<sub>CC</sub> = ±15VDC unless otherwise noted.






+200°C SMALL SIGNAL TRANSIENT RESPONSE



$R_L = 2k\Omega$ ,  $A_v = +1V/V$



## APPLICATIONS INFORMATION

To preserve this amplifier's low bias current, pin 8 (case connection) should be driven in a guard mode or it should be connected to common. Recommended guard circuits are shown in the standard OPA111 data sheet.

The OPA111HT is unity-gain stable over its full  $-55^{\circ}\text{C}$  to  $+200^{\circ}\text{C}$  temperature range. The OPA111HT is an extremely wide temperature version of the standard

Burr-Brown model OPA111. It is built and tested for severe service applications.

Eutectic die attach is used exclusively for the OPA111HT. Hermeticity is assured by 100% fine leak testing.

Units are 100% burned-in for 28 hours at  $+200^{\circ}\text{C}$  for increased reliability.





# OPA121

## Low Cost Precision *Difet*<sup>®</sup> OPERATIONAL AMPLIFIER

### FEATURES

- LOW NOISE:  $6\text{nV}/\sqrt{\text{Hz}}$  typ at 10kHz
- LOW BIAS CURRENT: 5pA max
- LOW OFFSET: 2mV max
- LOW DRIFT:  $3\mu\text{V}/^\circ\text{C}$  typ
- HIGH OPEN-LOOP GAIN: 110dB min
- HIGH COMMON-MODE REJECTION: 86dB min

### APPLICATIONS

- OPTOELECTRONICS
- DATA ACQUISITION
- TEST EQUIPMENT
- MEDICAL EQUIPMENT
- RADIATION HARD EQUIPMENT

### DESCRIPTION

The OPA121 is a precision monolithic dielectrically-isolated FET (*Difet*<sup>®</sup>) operational amplifier. Outstanding performance characteristics are now available for low-cost applications.

Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET<sup>®</sup> amplifiers.


Very-low bias current is obtained by dielectric isolation with on-chip guarding.

Laser trimming of thin-film resistors gives very-low offset and drift. Extremely-low noise is achieved with new circuit design techniques (patented). A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.

Standard 741 pin configuration allows upgrading of existing designs to higher performance levels.

BIFET<sup>®</sup> National Semiconductor Corp., *Difet*<sup>®</sup> Burr-Brown Corp.

CASE (TO-99) AND SUBSTRATE



# SPECIFICATIONS

## ELECTRICAL

At  $V_{CC} = \pm 15\text{VDC}$  and  $T_A = +25^\circ\text{C}$  unless otherwise noted. Pin 8 connected to ground.

PARAMETER	CONDITIONS	OPA121KM			OPA121KP			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT</b>								
<b>NOISE</b>								
Voltage, $f_o = 10\text{Hz}$	(1)		40		50			nV/ $\sqrt{\text{Hz}}$
$f_o = 100\text{Hz}$	(1)		15		18			nV/ $\sqrt{\text{Hz}}$
$f_o = 1\text{kHz}$	(1)		8		10			nV/ $\sqrt{\text{Hz}}$
$f_o = 10\text{kHz}$	(1)		6		7			nV/ $\sqrt{\text{Hz}}$
$f_b = 10\text{Hz to } 10\text{kHz}$	(1)		0.7		0.8			$\mu\text{V}$ , rms
$f_b = 0.1\text{Hz to } 10\text{Hz}$	(1)		1.6		2			$\mu\text{V}$ , p-p
Current, $f_b = 0.1\text{Hz to } 10\text{Hz}$	(1)		15		21			fA, p-p
$f_o = 0.1\text{Hz thru } 20\text{kHz}$	(1)		0.8		1.1			fA/ $\sqrt{\text{Hz}}$
<b>OFFSET VOLTAGE<sup>(2)</sup></b>								
Input Offset Voltage	$V_{cm} = 0\text{VDC}$		$\pm 0.5$	$\pm 2$		$\pm 0.5$	$\pm 3$	mV
Average Drift	$T_A = T_{MIN}$ to $T_{MAX}$		$\pm 3$	$\pm 10$		$\pm 3$	$\pm 10$	$\mu\text{V}/^\circ\text{C}$
Supply Rejection	$V_{CC} = \pm 10\text{V to } \pm 18\text{V}$	86	104		86	104		dB
			$\pm 6$	$\pm 50$		$\pm 6$	$\pm 50$	$\mu\text{V}/\text{V}$
<b>BIAS CURRENT<sup>(2)</sup></b>								
Input Bias Current	$V_{cm} = 0\text{VDC}$		$\pm 1$	$\pm 5$		$\pm 1$	$\pm 10$	pA
<b>OFFSET CURRENT<sup>(2)</sup></b>								
Input Offset Current	$V_{cm} = 0\text{VDC}$		$\pm 0.7$	$\pm 4$		$\pm 0.7$	$\pm 8$	pA
<b>IMPEDANCE</b>								
Differential			$10^{13} \parallel 1$			$10^{13} \parallel 1$		$\Omega \parallel \text{pF}$
Common-Mode			$10^{14} \parallel 3$			$10^{14} \parallel 3$		$\Omega \parallel \text{pF}$
<b>VOLTAGE RANGE</b>								
Common-Mode Input Range		$\pm 10$	$\pm 11$		$\pm 10$	$\pm 11$		V
Common-Mode Rejection	$V_{IN} = \pm 10\text{VDC}$	86	104		82	100		dB
<b>OPEN-LOOP GAIN, DC</b>								
Open-Loop Voltage Gain	$R_L \geq 2\text{k}\Omega$	110	120		106	114		dB
<b>FREQUENCY RESPONSE</b>								
Unity Gain, Small Signal			2			2		MHz
Full Power Response	$20\text{V p-p}, R_L = 2\text{k}\Omega$		32			32		kHz
Slew Rate	$V_o = \pm 10\text{V}, R_L = 2\text{k}\Omega$		2			2		V/ $\mu\text{sec}$
Settling Time, 0.1%	Gain = -1, $R_L = 2\text{k}\Omega$		6			6		$\mu\text{sec}$
0.01%	10V step		10			10		$\mu\text{sec}$
Overload Recovery, 50% Overdrive <sup>(3)</sup>	Gain = -1		5			5		$\mu\text{sec}$
<b>RATED OUTPUT</b>								
Voltage Output	$R_L = 2\text{k}\Omega$	$\pm 11$	$\pm 12$		$\pm 11$	$\pm 12$		V
Current Output	$V_o = \pm 10\text{VDC}$	$\pm 5.5$	$\pm 10$		$\pm 5.5$	$\pm 10$		mA
Output Resistance	DC, open loop		100			100		$\Omega$
Load Capacitance Stability	Gain = +1		1000			1000		pF
Short Circuit Current		10	40		10	40		mA
<b>POWER SUPPLY</b>								
Rated Voltage			$\pm 15$			$\pm 15$		VDC
Voltage Range, Derated Performance		$\pm 5$		$\pm 18$	$\pm 5$		$\pm 18$	VDC
Current, Quiescent	$I_o = 0\text{mA DC}$		2.5	4.0		2.5	4.5	mA
<b>TEMPERATURE RANGE</b>								
Specification	Ambient temp.	0		+70	0		+70	$^\circ\text{C}$
Operating	Ambient temp.	-40		+85	-25		+85	$^\circ\text{C}$
Storage	Ambient temp.	-65		+150	-55		+125	$^\circ\text{C}$
$\theta$ Junction-Ambient			200			150		$^\circ\text{C}/\text{W}$

NOTES: (1) Sample tested. (2) Offset voltage, offset current, and bias current are also specified with the units fully warmed up. (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive.

## ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At  $V_{CC} = \pm 15\text{VDC}$  and  $T_A = +T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.

PARAMETER	CONDITIONS	OPA121KM			OPA121KP			UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX		
<b>TEMPERATURE RANGE</b>									
Specification Range	Ambient temp	0		+70	0		+70	°C	
<b>INPUT</b>									
<b>OFFSET VOLTAGE<sup>(1)</sup></b>									
Input Offset Voltage	$V_{cm} = 0\text{VDC}$		$\pm 1$	+3		$\pm 1$	$\pm 5$	mV	
Average Drift			$\pm 3$	+10		$\pm 3$	$\pm 10$	$\mu\text{V}/^\circ\text{C}$	
Supply Rejection	$V_{CC} = \pm 10\text{V}$ to $\pm 18\text{V}$	82	94	$\pm 20$	82	94	$\pm 20$	$\pm 80$	dB $\mu\text{V}/\text{V}$
<b>BIAS CURRENT<sup>(1)</sup></b>									
Input Bias Current	$V_{cm} = 0\text{VDC}$ Device operating		$\pm 23$	$\pm 115$		$\pm 23$	$\pm 250$	pA	
<b>OFFSET CURRENT<sup>(1)</sup></b>									
Input Offset Current	$V_{cm} = 0\text{VDC}$ Device operating		$\pm 16$	+100		$\pm 16$	$\pm 200$	pA	
<b>VOLTAGE RANGE</b>									
Common-Mode Input Range		$\pm 10$	$\pm 11$		$\pm 10$	$\pm 11$		V	
Common-Mode Rejection	$V_{IN} = \pm 10\text{VDC}$	82	98		80	96		dB	
<b>OPEN-LOOP GAIN, DC</b>									
Open-Loop Voltage Gain	$R_L \geq 2\text{k}\Omega$	106	116		100	110		dB	
<b>RATED OUTPUT</b>									
Voltage Output	$R_L = 2\text{k}\Omega$	$\pm 10.5$	$\pm 11$		$\pm 10.5$	$\pm 11$		V	
Current Output	$V_o = \pm 10\text{VDC}$	$\pm 5.25$	$\pm 10$		$\pm 5.25$	$\pm 10$		mA	
Short Circuit Current	$V_o = 0\text{VDC}$	10	40		10	40		mA	
<b>POWER SUPPLY</b>									
Current, Quiescent	$I_o = 0\text{mADC}$		2.5	4.5		2.5	5.0	mA	

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.

## MECHANICAL

**"M" PACKAGE TO-99 (Hermetic)**

NOTE:  
Leads in true position within .010" (0.25mm) R at MMC at seating plane.

Pin numbers shown for reference only. Numbers may not be marked on package.

Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.165	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500		12.7	
L	.110	.160	2.79	4.06
M	45° BASIC		45° BASIC	
N	.095	.105	2.41	2.67



**"P" PACKAGE 8-pin Plastic**

Pin numbers shown for reference only. Numbers may not be marked on package.

NOTE: Leads in true position within 0.10" (0.25mm) R at MMC at seating plane.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.370	.400	9.40	10.16
B	.230	.290	5.84	7.37
C	.120	.200	3.05	5.08
D	.015	.023	0.38	0.58
F	.030	.070	0.76	1.78
G	.100 BASIC		2.54 BASIC	
H	.030	.050	0.76	1.27
J	.008	.015	0.20	0.38
K	.070	.135	1.78	3.43
L	.300 BASIC		7.62 BASIC	
M	--	10°	--	10°
N	.010	.030	0.25	0.76

## CONNECTION DIAGRAMS




## ABSOLUTE MAXIMUM RATINGS

Supply	±18VDC
Internal Power Dissipation <sup>(1)</sup>	500mW
Differential Input Voltage	±36VDC
Input Voltage Range	±18VDC
Storage Temperature Range	-65°C to +150°C (KM) -55°C to +125°C (KP)
Operating Temperature Range	-40°C to +85°C (KM) -25°C to +85°C (KP)
Lead Temperature (soldering, 10 seconds)	+300°C
Output Short Circuit Duration <sup>(2)</sup>	Continuous
Junction Temperature	+175°C

### NOTES:



- Packages must be derated based on  $\theta_{JA} = 150^\circ\text{C/W}$  (KP) or  $\theta_{JA} = 200^\circ\text{C/W}$  (KM).
- For supply voltages less than  $\pm 18\text{VDC}$  the absolute maximum input voltage is equal to  $+18\text{V} > V_{IN} > -V_{CC} - 6\text{V}$ . See typical curves.
- Short circuit may be to power supply common only. Rating applies to  $+25^\circ\text{C}$  ambient. Observe dissipation limit and  $T_j$ .

## ORDERING INFORMATION










## TYPICAL PERFORMANCE CURVES

$T_A = +25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.



# TYPICAL PERFORMANCE CURVES [CONT]

$T_A = +25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.



## APPLICATIONS INFORMATION

### OFFSET VOLTAGE ADJUSTMENT

The OPA121 offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about  $0.3\mu\text{V}/^\circ\text{C}$  for each  $100\mu\text{V}$  of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as 741 and AD547. The OPA121 can replace most BIFET amplifiers by leaving the external null circuit unconnected.




FIGURE 1. Offset Voltage Trim.

### INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET amplifiers can be destroyed by the loss of  $-V_{CC}$ .

Unlike BIFET amplifiers, the *Difet* OPA111 requires input current limiting resistors only if its input voltage is greater than 6 volts more negative than  $-V_{CC}$ . A 10k $\Omega$  series resistor will limit input current to a safe level with up to  $\pm 15V$  input levels even if both supply voltages are lost.

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.

Static protection is recommended when handling any precision IC operational amplifier.

### GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA121. To avoid leakage problems, it is recommended that the signal input lead of the OPA121 be wired to a Teflon standoff. If the OPA121 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential.

The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup (see Figure 2).

If guarding is not required, pin 8 (case) should be connected to ground.




FIGURE 2. Connection of Input Guard.

### BIAS CURRENT CHANGE VERSUS COMMON-MODE VOLTAGE

The input bias currents of most popular BIFET operational amplifiers are affected by common-mode voltage (Figure 3). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely-low bias current of the OPA121 is not compromised by common-mode voltage.




FIGURE 3. Input Bias Current Versus Common-Mode Voltage.



# OPA128

## *Difet*® Electrometer-Grade OPERATIONAL AMPLIFIER

### FEATURES

- ULTRA-LOW BIAS CURRENT: 75fA max
- LOW OFFSET: 500 $\mu$ V max
- LOW DRIFT: 5 $\mu$ V/ $^{\circ}$ C max
- HIGH OPEN-LOOP GAIN: 110dB min
- HIGH COMMON-MODE REJECTION: 90dB min
- IMPROVED REPLACEMENT FOR AD515 AND AD549

### DESCRIPTION

The OPA128 is an ultra-low bias current monolithic operational amplifier. Using advanced geometry dielectrically-isolated FET (*Difet*®) inputs, this monolithic amplifier achieves a performance level exceeding even the best hybrid electrometer amplifiers.

Laser-trimmed thin-film resistors give outstanding voltage offset and drift performance.


A noise-free cascode and low-noise processing give the OPA128 excellent low-level signal handling capabilities. Flicker noise is very low.

The OPA128 is an improved pin-for-pin replacement for the AD515.

*Difet*® Burr-Brown Corp.

### APPLICATIONS

- ELECTROMETER
- MASS SPECTROMETER
- CHROMATOGRAPH
- ION GAUGE
- PHOTODETECTOR
- RADIATION-HARD EQUIPMENT



OPA128 Simplified Circuit

# SPECIFICATIONS

## ELECTRICAL

At  $V_{CC} = \pm 15\text{VDC}$  and  $T_A = +25^\circ\text{C}$  unless otherwise noted. Pin 8 connected to ground.

PARAMETER	CONDITIONS	OPA128JM			OPA128KM			OPA128LM			OPA128SM			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT</b>														
<b>BIAS CURRENT<sup>(1)</sup></b> Input Bias Current	$V_{CM} = 0\text{VDC}$ , $R_L \geq 10\text{k}\Omega$		$\pm 150$	$\pm 300$		$\pm 75$	$\pm 150$		$\pm 40$	$\pm 75$		$\pm 75$	$\pm 150$	fA
<b>OFFSET CURRENT<sup>(1)</sup></b> Input Offset Current	$V_{CM} = 0\text{VDC}$ , $R_L \geq 10\text{k}\Omega$		65			30			30			30		fA
<b>OFFSET VOLTAGE<sup>(1)</sup></b> Input Offset Voltage Average Drift Supply Rejection	$V_{CM} = 0\text{VDC}$ $T_A = T_{MIN}$ to $T_{MAX}$		$\pm 260$	$\pm 1000$ $\pm 20$		$\pm 140$	$\pm 500$ $\pm 10$		$\pm 140$	$\pm 500$ $\pm 5$		$\pm 140$	$\pm 500$ $\pm 10$	$\mu\text{V}$ $\mu\text{V}/^\circ\text{C}$ dB $\mu\text{V}/\text{V}$
<b>NOISE<sup>(4)</sup></b> Voltage, $f_o = 10\text{Hz}$ $f_o = 100\text{Hz}$ $f_o = 1\text{kHz}$ $f_o = 10\text{kHz}$ $f_b = 10\text{Hz}$ to $10\text{kHz}$ $f_b = 0.1\text{Hz}$ to $10\text{Hz}$ Current, $f_b = 0.1\text{Hz}$ to $10\text{Hz}$ $f_o = 0.1\text{Hz}$ thru $20\text{kHz}$			92 78 27 15 2.4 4 4.2 0.22			92 78 27 15 2.4 4 3 0.16			92 78 27 15 2.4 4 2.3 0.12			92 78 27 15 2.4 4 3 0.16	$\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$ $\mu\text{V}$ , rms $\mu\text{V}$ , p-p fA, p-p $\text{fA}/\sqrt{\text{Hz}}$	
<b>IMPEDANCE</b> Differential Common-Mode			$10^{13} \parallel 1$ $10^{15} \parallel 2$			$10^{13} \parallel 1$ $10^{15} \parallel 2$			$10^{13} \parallel 1$ $10^{15} \parallel 2$			$10^{13} \parallel 1$ $10^{15} \parallel 2$		$\Omega \parallel \text{pF}$ $\Omega \parallel \text{pF}$
<b>VOLTAGE RANGE</b> Common-Mode Input Range Common-Mode Rejection	$V_{IN} = \pm 10\text{VDC}$	$\pm 10$ 80	$\pm 12$ 118		$\pm 10$ 90	$\pm 12$ 118		$\pm 10$ 90	$\pm 12$ 118		$\pm 10$ 90	$\pm 12$ 118		V dB
<b>OPEN-LOOP GAIN, DC</b>														
Open-Loop Voltage Gain	$R_L \geq 2\text{k}\Omega$	94	128		110	128		110	128		110	128		dB
<b>FREQUENCY RESPONSE</b>														
Unity Gain, Small Signal Full Power Response Slew Rate Settling Time, 0.1% 0.01% Overload Recovery, 50% Overdrive <sup>(3)</sup>	<sup>(2)</sup> 20V p-p, $R_L = 2\text{k}\Omega$ $V_O = \pm 10\text{V}$ , $R_L = 2\text{k}\Omega$ Gain = -1, $R_L = 2\text{k}\Omega$ 10V step Gain = -1	0.5 0.5	1 47 3 5 10 5		0.5 1	1 47 3 5 10 5		0.5 1	1 47 3 5 10 5		0.5 1	1 47 3 5 10 5		MHz kHz V/ $\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$
<b>RATED OUTPUT</b>														
Voltage Output Current Output Output Resistance Load Capacitance Stability Short Circuit Current	$R_L = 2\text{k}\Omega$ $V_O = \pm 10\text{VDC}$ DC, open loop Gain = +1	$\pm 10$ $\pm 5$	$\pm 13$ $\pm 10$ 100 1000 29		$\pm 10$ $\pm 5$	$\pm 13$ $\pm 10$ 100 1000 29		$\pm 10$ $\pm 5$	$\pm 13$ $\pm 10$ 100 1000 29		$\pm 10$ $\pm 5$	$\pm 13$ $\pm 10$ 100 1000 29	40	V mA $\Omega$ pF mA
<b>POWER SUPPLY</b>														
Rated Voltage Voltage Range, Derated Performance Current, Quiescent			$\pm 15$		$\pm 15$		$\pm 15$		$\pm 15$		$\pm 15$		$\pm 15$	VDC VDC mA
	$I_O = 0\text{mA DC}$	$\pm 5$	0.9	$\pm 18$ 1.5	$\pm 5$	0.9	$\pm 18$ 1.5	$\pm 5$	0.9	$\pm 18$ 1.5	$\pm 5$	0.9	$\pm 18$ 1.5	
<b>TEMPERATURE RANGE</b>														
Specification Operating Storage $\theta$ Junction-Ambient	Ambient temp. Ambient temp. Ambient temp.	0 -55 -65		+70 +125 +150	0 -55 -65		+70 +125 +150	0 -55 -65		+70 +125 +150	-55 -55 -65		+125 +125 +150	$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}/\text{W}$

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up. Bias current doubles approximately every  $11^\circ\text{C}$ . (2) Sample tested. (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive. (4) Noise test available—inquire.



# ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At  $V_{CC} = \pm 15\text{VDC}$  and  $T_A = T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.

PARAMETER	CONDITIONS	OPA128JM			OPA128KM			OPA128LM			OPA128SM			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>TEMPERATURE RANGE</b>														
Specification Range	Ambient temp.	0		+70	0		+70	0		+70	-55		+125	°C
<b>INPUT</b>														
<b>BIAS CURRENT<sup>(1)</sup></b>														
Input Bias Current	$V_{CM} = 0\text{VDC}$		$\pm 2.5$	$\pm 8$		$\pm 1.3$	$\pm 4$		$\pm 0.7$	$\pm 2$		$\pm 43$	$\pm 170$	pA
<b>OFFSET CURRENT<sup>(1)</sup></b>														
Input Offset Current	$V_{CM} = 0\text{VDC}$		1.1			0.6			0.6			18		pA
<b>OFFSET VOLTAGE<sup>(1)</sup></b>														
Input Offset Voltage	$V_{CM} = 0\text{VDC}$			$\pm 2.2\text{mV}$			$\pm 1\text{mV}$			$\pm 750$			$\pm 1.5\text{mV}$	$\mu\text{V}$
Average Drift				$\pm 20$			$\pm 10$			$\pm 5$			$\pm 10$	$\mu\text{V}/^\circ\text{C}$
Supply Rejection		74	114	$\pm 2$	$\pm 200$	80	114	$\pm 2$	$\pm 100$	80	114	$\pm 2$	$\pm 100$	dB
<b>VOLTAGE RANGE</b>														
Common-Mode Input Range		$\pm 10$	$\pm 11$			$\pm 10$	$\pm 11$			$\pm 10$	$\pm 11$			V
Common-Mode Rejection	$V_{IN} = \pm 10\text{VDC}$	74	112			80	112			80	112			dB
<b>OPEN-LOOP GAIN, DC</b>														
Open-Loop Voltage Gain	$R_L \geq 2\text{k}\Omega$	90	125			104	125			104	125			dB
<b>RATED OUTPUT</b>														
Voltage Output	$R_L = 2\text{k}\Omega$	$\pm 10.5$				$\pm 10.5$				$\pm 10.5$				V
Current Output	$V_O = \pm 10\text{VDC}$	$\pm 5$				$\pm 5$				$\pm 5$				mA
Short Circuit Current	$V_O = 0\text{VDC}$	10	22			10	22			10	22			mA
<b>POWER SUPPLY</b>														
Current, Quiescent	$I = 0\text{mA DC}$		0.9	1.8		0.9	1.8			0.9	1.8		2	mA

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.

## ORDERING INFORMATION

Basic Model Number OPA128 X M

Performance Grade \_\_\_\_\_


J, K, L = 0°C to +70°C

S = -55°C to +125°C

Package Code \_\_\_\_\_

M = TO-99 metal can

## CONNECTION DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Supply	$\pm 18\text{VDC}$
Internal Power Dissipation <sup>(1)</sup>	500mW
Differential Input Voltage	$\pm 36\text{VDC}$
Input Voltage Range	$\pm 18\text{VDC}$
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 10 seconds)	+300°C
Output Short Circuit Duration <sup>(2)</sup>	Continuous
Junction Temperature	+175°C

NOTES: (1) Packages must be derated based on  $\theta_{CA} = 150^\circ\text{C/W}$  or  $\theta_{JA} = 200^\circ\text{C/W}$ . (2) Short circuit may be to power supply common only. Rating applies to +25°C ambient. Observe dissipation limit and  $T_J$ .

## MECHANICAL


### "M" PACKAGE

TO-99 (Hermetic)

NOTE: Leads in true position within .010" (.25mm) R at MMC at seating plane.

Pin numbers shown for reference only. Numbers may not be marked on package.









Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.165	.195	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	200 BASIC 5.08 BASIC			
H	.028	.034	0.71	0.86
I	.029	.045	0.74	1.14
J	500 - 12.7			
K	.110	.160	2.79	4.06
L	45° BASIC 45° BASIC			
M	.095	.105	2.41	2.67









# TYPICAL PERFORMANCE CURVES

T<sub>A</sub> = +25°C, ±15VDC unless otherwise noted.



# TYPICAL PERFORMANCE CURVES (CONT)

T<sub>A</sub> = +25°C, ±15VDC unless otherwise noted.



# APPLICATIONS INFORMATION

## OFFSET VOLTAGE ADJUSTMENT

The OPA128 offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about  $0.3\mu\text{V}/^\circ\text{C}$  for each  $100\mu\text{V}$  of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as HA-5180 and AD515. The OPA128 can replace many other amplifiers by leaving the external null circuit unconnected.




FIGURE 1. Offset Voltage Trim.

## INPUT PROTECTION

Conventional monolithic FET operational amplifiers' inputs must be protected against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET® amplifiers can be destroyed by the loss of  $-V_{cc}$ .

Because of its dielectric isolation, no special protection is needed on the OPA128. Of course, the differential and common-mode voltage limits should be observed.

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.

Static protection is recommended when handling any precision IC operational amplifier.

## GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry. Leakage currents across printed circuit boards can easily exceed the bias current of the OPA128. To avoid leakage problems, it is recommended that the signal input lead of the OPA128 be wired to a Teflon standoff. If the input is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard"

pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential.

The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup (see Figure 2).

Triboelectric charge (static electricity generated by friction) can be a troublesome noise source from cables connected to the input of an electrometer amplifier. Special low-noise cable will minimize this effect but the optimum solution is to mount the signal source directly at the electrometer input with short, rigid, wiring to preclude microphonic noise generation.

## TESTING

Accurately testing the OPA128 is extremely difficult due to its high level of performance. Ordinary test equipment may not be able to resolve the amplifier's extremely low bias current.

Inaccurate bias current measurements can be due to:

1. Test socket leakage
2. Unclean package
3. Humidity or dew point condensation
4. Circuit contamination from fingerprints or anti-static treatment chemicals
5. Test ambient temperature
6. Load power dissipation.




FIGURE 2. Connection of Input Guard.




FIGURE 3. High Impedance ( $10^{15}\Omega$ ) Amplifier.




FIGURE 4. Piezoelectric Transducer Charge Amplifier.




FIGURE 5. Low-Droop Positive Peak Detector.




FIGURE 6. FET Input Instrumentation Amplifier for Biomedical Applications.




FIGURE 7. Sensitive Photodiode Amplifier.




FIGURE 8. Current-to-Voltage Converter.




FIGURE 9. Biased Current-to-Voltage Converter.



# OPA156A OPA356A

## Wide-Bandwidth *Difet*<sup>®</sup> OPERATIONAL AMPLIFIER

### FEATURES

- WIDE BANDWIDTH, 4MHz min
- HIGH SLEW RATE, 10V/ $\mu$ sec min
- LOW BIAS CURRENT, 50pA max at  $T_A = +25^\circ\text{C}$
- LOW OFFSET VOLTAGE, 2mV max
- LOW DRIFT, 5 $\mu$ V/ $^\circ\text{C}$  max

### APPLICATIONS

- OPTOELECTRONICS
- DATA ACQUISITION
- IMPROVED REPLACEMENT FOR INDUSTRY-STANDARD LF156A BIFET<sup>®</sup> OPERATIONAL AMPLIFIER

### DESCRIPTION


The OPA156A/356A is a wide-bandwidth monolithic dielectrically-isolated FET (*Difet*) operational amplifier. Improved circuit design and dielectric isolation allow lower bias current than BIFET LF156A amplifiers. Bias current is specified under warmed-up and operating conditions, not at a

JUNCTION temperature of  $+25^\circ\text{C}$ .

Laser-trimmed thin-film resistors offer improved offset voltage and noise performance.

The OPA156A is internally compensated for unity-gain stability.

BIFET<sup>®</sup> National Semiconductor Corp., *Difet*<sup>®</sup> Burr-Brown Corp.



# SPECIFICATIONS

## ELECTRICAL

At  $\pm V_{CC} = 15\text{VDC}$  and  $T_A = +25^\circ\text{C}$  unless otherwise specified.

PARAMETER	CONDITIONS	OPA156A			OPA356A			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>FREQUENCY RESPONSE</b>								
Slew Rate	$V_o = \pm 10\text{V}$ , $R_L = 2\text{k}\Omega$ $G = +1$	10	14		10	14		$\text{V}/\mu\text{sec}$
Setting Time, 0.01% <sup>(1)</sup>	10V Step, $R_L = 2\text{k}\Omega$	4	4		4	4		$\mu\text{sec}$
Gain Bandwidth		4	6		4	6		MHz
<b>INPUT</b>								
<b>NOISE</b>								
Voltage: $f_o = 100\text{Hz}$	$R_o = 100\Omega$		25			25		$\text{nV}/\sqrt{\text{Hz}}$
$f_o = 1\text{kHz}$	$R_o = 100\Omega$		15			15		$\text{nV}/\sqrt{\text{Hz}}$
Current: $f_o = 100\text{Hz}$			0.005			0.005		$\text{pA}/\sqrt{\text{Hz}}$
$f_o = 1\text{kHz}$			0.005			0.005		$\text{pA}/\sqrt{\text{Hz}}$
<b>OFFSET VOLTAGE<sup>(2)</sup></b>								
Input Offset Voltage	$R_o = 50\Omega$		$\pm 1$	$\pm 2$		$\pm 1$	$\pm 2$	mV
Average Drift	$T_A = T_{\text{MIN}}$ to $T_{\text{MAX}}$		$\pm 3$	$\pm 5$		$\pm 3$	$\pm 5$	$\mu\text{V}/^\circ\text{C}$
Supply Rejection	$\Delta +V_{CC} = \Delta -V_{CC}$	85	100		85	100		dB
			$\pm 10$	$\pm 57$		$\pm 10$	$\pm 57$	$\mu\text{V}/\text{V}$
<b>BIAS CURRENT<sup>(2)</sup></b>								
Input Bias Current	$V_{cm} = 0\text{VDC}$		30	50		30	50	pA
<b>OFFSET CURRENT<sup>(2)</sup></b>								
Input Offset Current	$V_{cm} = 0\text{VDC}$		3	10		3	10	pA
<b>INPUT IMPEDANCE</b>								
Resistance    Capacitance			$10^{12} \parallel 3$			$10^{12} \parallel 3$		$\Omega \parallel \text{pF}$
<b>VOLTAGE RANGE</b>								
Common-Mode Input Range	$V_{IN} = \pm 10\text{VDC}$	$\pm 11$	$\pm 12$		$\pm 11$	$\pm 12$		V
Common-Mode Rejection		85	100		85	100		dB
<b>OPEN-LOOP GAIN, DC</b>								
Open-Loop Voltage Gain	$R_L \geq 2\text{k}\Omega$	94	106		94	106		dB
		50	200		50	200		V/mV
<b>RATED OUTPUT</b>								
Voltage Output	$R_L = 10\text{k}\Omega$	$\pm 12$	$\pm 13$		$\pm 12$	$\pm 13$		V
	$R_L = 2\text{k}\Omega$	$\pm 10$	$\pm 12$		$\pm 10$	$\pm 12$		V
<b>POWER SUPPLY</b>								
Rated Voltage			$\pm 15$			$\pm 15$		VDC
Voltage Range, Derated Performance		$\pm 5$		$\pm 20$	$\pm 5$		$\pm 18$	VDC
Current, Quiescent	$I_o = 0\text{mA}$		5	7		5	10	mA
<b>TEMPERATURE RANGE</b>								
Specification	Ambient temp.	-55		+125	0		+70	$^\circ\text{C}$
Storage	Ambient temp.	-65		+150	-65		+150	$^\circ\text{C}$
# Junction-Ambient			150			150		$^\circ\text{C}/\text{W}$

NOTES: (1) Sample tested—this parameter is not guaranteed. See setting time test circuit (Figure 2). (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up.




## ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At  $\pm V_{CC} = 15\text{VDC}$  and  $T_A = T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.


PARAMETER	CONDITIONS	OPA156A			OPA356A			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>TEMPERATURE RANGE</b>								
Specification Range	Ambient temp.	-55		+125	0		+70	°C
<b>INPUT</b>								
<b>OFFSET VOLTAGE<sup>(1)</sup></b>								
Input Offset Voltage	$R_s = 50\Omega$		±1	±2.5		±1	±2.3	mV
Average Drift	$R_s = 50\Omega$		±3	±5		±3	±5	$\mu\text{V}/^\circ\text{C}$
Supply Rejection	$\Delta +V_{CC} = \Delta -V_{CC}$	85	100		85	100		dB
<b>BIAS CURRENT<sup>(1)</sup></b>								
Input Bias Current	$V_{cm} = 0\text{VDC}$		15	25		3	5	nA
<b>OFFSET CURRENT<sup>(1)</sup></b>								
Input Offset Current	$V_{cm} = 0\text{VDC}$		6	10		0.6	1	nA
<b>VOLTAGE RANGE</b>								
Common-Mode Input Range		±11	±12		±11	±12		V
Common-Mode Rejection	$V_{IN} = \pm 10\text{VDC}$	85	100		85	100		dB
<b>OPEN-LOOP GAIN, DC</b>								
Open-Loop Voltage Gain	$R_L \geq 2\text{k}\Omega$	88	92		88	92		dB
		25	40		25	40		V/mV
<b>RATED OUTPUT</b>								
Voltage Output	$R_L = 10\text{k}\Omega$	±12	±13		±12	±13		V
	$R_L = 2\text{k}\Omega$	±10	±12		±10	±12		V

NOTE: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.

## ORDERING INFORMATION



## CONNECTION DIAGRAMS




## ABSOLUTE MAXIMUM RATINGS

Supply: OPA156A	±22VDC
OPA356A	±18VDC
Internal Power Dissipation <sup>(1)</sup>	670mW
Differential Input Voltage <sup>(2)</sup>	±40VDC
Input Voltage Range <sup>(2)</sup>	±20VDC
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 10 seconds)	+300°C
Output Short Circuit Duration <sup>(3)</sup>	Continuous
Junction Temperature	+150°C

NOTES: (1) Packages must be derated based on  $\theta_{JC} = 45^\circ\text{C}/\text{W}$  or  $\theta_{JA} = 150^\circ\text{C}/\text{W}$ . (2) For supply voltages less than ±18VDC the absolute maximum input voltage is equal to the supply voltage. (3) Short circuit may be to power supply common only. Rating applies to +25°C ambient. Observe dissipation limit and  $T_J$ .

## MECHANICAL

### "M" PACKAGE: TO-99











Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).

NOTE: Leads in true position within 0.01" (0.25mm) R at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package. The TO-99 can and leads are bright acid tin plated.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.185	.185	4.70	4.70
D	.015	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	200 BASIC			
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500		12.7	
L	.110	.160	2.79	4.06
M	45° BASIC			
N	.095	.105	2.41	2.67



# TYPICAL PERFORMANCE CURVES

$T_A = +25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.



# TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.



## APPLICATIONS INFORMATION

### OFFSET VOLTAGE ADJUSTMENT

The OPA156A offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about  $0.5\mu\text{V}/^\circ\text{C}$  for each millivolt of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as LF156 and OP-16. The OPA156A can replace most other amplifiers by leaving the external null circuit unconnected.




FIGURE 1. Offset Voltage Trim.

### INPUT PROTECTION

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar

and FET types), this may cause a noticeable degradation of offset voltage and drift.

Static protection is recommended when handling any precision IC operational amplifier.

If the input voltage exceeds the supply voltage, current must be limited to  $1\text{mA}$  to prevent damage.

### CIRCUIT LAYOUT

Wideband amplifiers require good circuit layout techniques and adequate power supply bypassing. Short, direct connections and good high frequency bypass capacitors (ceramic or tantalum) will help avoid noise pickup or oscillation.




FIGURE 2. Settling Time Test Circuit.

# APPLICATIONS CIRCUITS




FIGURE 3. Inverting Amplifier.




FIGURE 4. Noninverting Buffer.




FIGURE 5. Wideband FET Input Instrumentation Amplifier.




FIGURE 6. Absolute Value Current-to-Voltage Converter.



# OPA201

PAT. PEND.

## Switchable-Input Operational Amplifier SWOP AMP™

### FEATURES

- TWO PRECISION INPUT STAGES  
SELECTABLE BY DIGITAL SIGNAL
- EXCELLENT INPUT SPECIFICATIONS  
 $V_{OS}$  100 $\mu$ V max  
DRIFT: 0.5 $\mu$ V/ $^{\circ}$ C typ  
 $I_B$  25nA max
- LOW POWER  
 $\pm V_{CC}$  2.5V to 18V  
 $I_Q$  500 $\mu$ A max

### DESCRIPTION

The OPA201 is a switchable-input operational amplifier (Swop Amp™). It contains two independent differential input stages and one output stage. Either of the input stages may be connected to the output stage under the control of the Channel Select digital input signal which is TTL-compatible or user-programmable. The OPA201 is easy to use and functions as an operational amplifier that can switch between two sets of inputs.


Each input stage provides excellent input characteristics: low offset voltage (100 $\mu$ V, max), low offset voltage drift versus temperature (1 $\mu$ V/ $^{\circ}$ C, max), and low bias current (25nA, max).

Additionally, the Swop Amp is a low power device. It draws less than 500 $\mu$ A (max) over the supply range  $\pm 2.5$ V to  $\pm 18$ V. It is well suited for portable, remote, and other battery powered applications. Also, its low power consumption and excellent specifications make it well suited for isolation circuit applications. Burr-Brown's state-of-the-art monolithic design and processing, compatible thin-film

### APPLICATIONS

- AUTO-ZERO SYSTEMS
- TWO-CHANNEL MULTIPLEXER WITH GAIN
- SWITCHABLE-GAIN CIRCUITS
- SWITCHABLE-BANDWIDTH CIRCUITS
- SYNCHRONOUS MODULATOR/DEMODULATOR
- BATTERY OPERATED SYSTEMS

resistors, and active laser trimming produce a truly unique highly versatile circuit. The unique switchable input stage design allows solutions to very demanding analog circuit design problems.






## ELECTRICAL (CONT)

PARAMETER	CONDITIONS	OPA201AG/RG			OPA201BG/SG			OPA201CG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>DIGITAL SIGNALS</b>											
$I_{OH}$ (OFF)			<1	20		<1	20		<1	20	$\mu A$
Switching Time Between Channels	$T_{MIN} \leq T_A \leq T_{MAX}$		5			5			5		$\mu sec$
<b>CROSSTALK</b>											
DC	$V_{IN}$ to OFF	-100	-130		-120	-130		-120	-130		dB
60Hz	Channel = $\pm 12V$		-108			-108			-108		dB
<b>TEMPERATURE RANGE (ambient)</b>											
Specification											
A, B, C Grades		-25		+85	-25		+85	-25		+85	$^{\circ}C$
S Grade					-55		+125				$^{\circ}C$
Operating		-55		+125	-55		+125	-55		+125	$^{\circ}C$
Storage		-65		+150	-65		+150	-65		+150	$^{\circ}C$

### NOTES:

- Voltage offset is also guaranteed fully warmed-up.
- $V_{TC}$  = Voltage on threshold control, pin 10.  $V_{IH}$ ,  $V_{IL}$ ,  $V_{OH}$ ,  $V_{OL}$ ,  $I_{IH}$ ,  $I_{IL}$ ,  $I_{OH}$ ,  $I_{OL}$ , refers to voltage and current, input and output, high and low logic states.
- Maximum voltage at Status Common must not be more positive than the Channel Select voltage (pin 11) or Threshold Control voltage (pin 10).

## MECHANICAL



## ORDERING INFORMATION

Basic Model Number	OPA201	X	G
Performance Grade Code	A, B, C	-25 $^{\circ}C$ to +85 $^{\circ}C$	
	S	-55 $^{\circ}C$ to +125 $^{\circ}C$	
Package Code			G
			14-pin Hermetic DIP


## ABSOLUTE MAXIMUM RATINGS

Supply	$\pm 18VDC$
Internal Power Dissipation <sup>(1)</sup>	500mW
Differential Input Voltage <sup>(2)</sup>	$\pm 36VDC$
Input Voltage Range <sup>(2)</sup>	$\pm 18VDC$
Storage Temperature Range	-65 $^{\circ}C$ to +150 $^{\circ}C$
Operating Temperature Range	-55 $^{\circ}C$ to +125 $^{\circ}C$
Lead Temperature (soldering, 10 seconds)	+300 $^{\circ}C$
Output Short Circuit Duration <sup>(3)</sup>	Continuous
Junction Temperature	+175 $^{\circ}C$

### NOTES:













- $\theta_{JA} = 100^{\circ}C/W$
- For supply voltages less than  $\pm 18VDC$  the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to power supply common or  $\pm V_{CC}$ .

## PIN CONFIGURATION



# TYPICAL PERFORMANCE CURVES

T<sub>A</sub> = +25°C, ±V<sub>CC</sub> = 15VDC, specifications are for both channels unless otherwise noted.





## THEORY OF OPERATION

A simplified schematic of the OPA201 Swop Amp is shown in Figure 1. The circuit has four main parts: (A) input stage 1, (B) input stage 2, (C) active load and output amplifier, and (D) channel select circuit. The two precision differential input stages are identical, with offset and drift laser-trimmed for very-tight matching. The input stages share a balanced, high precision active load and external offset adjust pins, so offset trim affects both channels (see "Using the Swop Amp" section for independent trim techniques). The input stages also share a gain stage and complementary output stage. The biasing circuits for the two input stages are well matched, so the characteristics of the two amplifiers are very nearly identical.




FIGURE 1. OPA 201 Simplified Schematic.

Under control of the channel select circuitry, only one input stage at a time is active. The selected input stage controls the output amplifier, while the unselected input stage is turned off by deactivating its bias circuitry. With no current in the unselected stage, it has negligible input bias current, and the OFF channel cannot send signals to the output amplifier (see Crosstalk specifications and Typical Performance Curves).

The channel select circuitry is simple but versatile, and its use is fully described in the "Using the Swop Amp" section. The trip point for changing channels is set by the threshold control, pin 10. This provides TTL-compatible levels for the channel select voltage on pin 11 when pin 10 is grounded. An open collector output transistor provides the logic inverse of the channel select voltage at the channel status pin. The emitter of this transistor, status common, is also brought out to a pin

so the channel status can be referenced to ground or  $-V$ . The complete circuit functions as a high precision operational amplifier which can switch between two sets of inputs under control of a 1-bit logic signal.

### USING THE SWOP AMP

Designing with the Swop Amp is basically the same as designing with any precision operational amplifier, with the added versatility of switchable inputs. Feedback is connected from the output to each differential input to configure each channel as an inverting or noninverting amplifier, integrator, or other analog circuit function. The transfer functions for channels 1 and 2 may be identical to the point of sharing feedback elements, or they may be completely independent. Feedback resistors for the off channel are driven by the output as part of

the load resistance. Error analysis involving  $E_{os}$ ,  $I_B$ ,  $I_{os}$ , and  $V_{cm}$  is the same as for any operational amplifier.

The OFF channel may be modeled as an open circuit in most applications, with input currents typically under 15pA for input voltages within the specified common-mode range (see Typical Performance Curves). Although crosstalk is specified for OFF channel input voltages equal to the common-mode input range extremes, the same crosstalk characteristics are typically observed for all input voltages between  $-V_{CC}$  and  $(+V_{CC} - 1V_{DC})$ . Rejection of signals applied to the OFF channel's inputs is outstanding, as shown by the  $-120\text{dB}$  Crosstalk specifications and Typical Performance Curves for crosstalk versus frequency.

### CHANNEL SELECTION

Four pins are involved in the channel select logic,

providing programmable input logic levels for channel select and an output status indicating which channel has been selected. Programmable logic levels allow the logic to be referenced to ground or virtually any voltage. Referencing the logic to  $-V$  is especially useful in applications where the supply voltage is low, for example  $\pm 3V$ . The pin-by-pin description and recommended connections describe the versatile but simple channel select techniques (refer to Figures 2 and 3).

#### Pin 10 - Threshold Control

Pin 10 sets the threshold voltage for channel switching, such that the switching point is two diode drops ( $\approx 1.3V$ ) more positive than the Threshold Control voltage. This results in TTL compatibility when pin 10 is grounded. Pin 10 must be at least  $5V$  more negative than  $+V_{CC}$ , and should be tied to  $-V_{CC}$  when the minimum supply voltages are used ( $\pm 2.5V$  or  $\pm 5V$ ). This results in TTL compatibility for logic referenced to  $-V_{CC}$ .

#### Pin 11 - Channel Select

The voltage on pin 11 determines which input stage is active. A logic high selects channel 1, logic low selects channel 2. Logic voltages are referenced to the Threshold Control, pin 10, and are TTL-, CMOS-, and open collector-compatible.

#### Pin 4 - Channel Status

Channel Status is an open collector output indicating which channel has been selected. It is the logic inverse of the Channel Select input referenced to Status Common, pin 5. This function is not required in many applications, and pin 4 should be left unconnected if not used. When using Channel Status, a pullup resistor is connected between pin 4 and a potential more positive than pin 5 (usually  $+V$  or ground). The logic low (indicating channel 1 selected) will be less than  $0.4V$  more positive than pin 5 if the pullup resistor sets a current of  $1mA$  or less. Logic high will be the voltage connected to the pullup resistor.

#### Pin 5 - Status Common

Status Common sets the reference point for Channel Status, and is usually connected to the same potential as the Threshold Control. Pin 5 must be more negative than pins 10 and 11 at all times, and should be connected to  $-V_{CC}$  if the Channel Status function is not used. Status Common must be at least  $5V$  more negative than  $+V_{CC}$ .

### OFFSET ADJUSTMENT

The input offset voltage is laser-trimmed and will not require user-adjustment for most applications. Pins 1 and 7 may be used to adjust the offset of the active channel to zero (see Figure 4). This will also affect the offset of the inactive channel (both offsets move in the same direction as the pot is adjusted). This technique may be used to make the offset for each channel equal in magnitude and opposite in polarity, which is desirable in many applications. Besides the complementary nature of the adjusted offsets, their magnitudes will now be less than one-half of the  $V_{os}$  match specification.

An inexpensive CMOS IC, CD4007 (dual-Complementary




FIGURE 2. Channel Selection for Ground-Referenced Channel Select Signals.




FIGURE 3. Channel Selection for  $-V_{CC}$  Referenced Logic Signals.




FIGURE 4. Basic Offset Adjustment.

tary Pair Plus Inverter), may be used to alternately connect dual-offset adjust potentiometers (see Figure 5) allowing independent  $V_{os}$  adjustment. In this circuit, the channel status output from the Swop Amp is used to drive the CMOS logic, which connects one wiper or the

other to  $-V_{CC}$ . Thus  $R_1$  adjusts the offset of channel 1 while  $R_2$  affects the offset only when channel 2 is selected.




FIGURE 5. Independent Dual-Offset Adjustment.

Note: The CMOS logic requires  $-V_{CC}$  (3V minimum) and common. The Status Common (pin 5) must be connected to  $-V_{CC}$ .

## APPLICATIONS

The OPA201 is ideal for a variety of applications where a precision amplifier and switch are needed. Since the two input stages are contained on the same IC and are precision laser-trimmed, their offsets match very closely. Therefore, the OPA201 can be used as an auto-zeroing circuit as well as a dual-channel or switchable-gain amplifier. It can also be extended to become a low power 4-channel Swop Amp or dual-channel instrumentation amplifier under control of TTL level logic. General purpose and unique applications are only limited by the user's imagination.

Software auto-zeroing using the Swop Amp is easy to perform (Figure 6). One channel processes signals and the other channel has the input grounded (both channels have the same gain). The system generating the error signal may be a VFC, Iso Amp, ADC, Modulator, etc. When the zero-input channel is selected,

$$V_{out} = V_{error} + A_v V_{os2}$$

$$\begin{cases} V_{error} = \text{system error voltage} \\ V_{os2} = \text{Channel 2 } V_{os} \\ A_v = \text{Swop Amp voltage gain} \\ \quad = 1 + (R_2/R_1) \end{cases}$$

When the signal channel is selected,

$$V_{out} = V_{error} + A_v V_{os1} + A_v V_{IN}$$

Subtracting the "zero"  $V_o$  from signal  $V_o$  leaves a corrected output voltage

$$\begin{aligned} V_{out} &= A_v V_{IN} + A_v (V_{os1} - V_{os2}) \\ &= A_v (V_{IN} + \Delta V_{os}) \end{aligned}$$

Using this technique, system errors may be reduced to the  $V_{os}$  match error ( $50\mu V$  untrimmed for CG grade) of the Swop Amp. Obviously the channel used for zeroing could have a voltage reference or AC waveform for gain calibration for an input, instead of ground.

Auto-zeroing may be free-running, with the Swop Amp functioning as a chopper, by connecting an oscillator to the channel select. Figure 6 shows pin 10 grounded, which allows TTL level interfacing. By programming this pin with a voltage level, other logic levels can be accommodated.




FIGURE 6. Input Amplifier for Auto-Zeroing Systems.

The OPA201 requires only external resistors to make a dual-channel amplifier (2-channel multiplexer with gain). Gain for either channel may be noninverting (Figure 7) or inverting (Figure 8) with the usual operational amplifier gain equations applying in each case. In the non-inverting case, feedback is connected from the output to each input, with a common feedback resistor for equal gains. The advantage, in inverting gain circuits, is that the signal does not produce a common-mode voltage which can introduce error or input swing limitations. This is especially important in low supply voltage applications where common-mode range becomes limited. Also one channel can be noninverting and the other inverting, which is particularly useful in absolute value circuits. Note that in order to achieve the specified open-loop gain and maximum output voltage swing, the total output load including both feedback networks should not be less than  $10k\Omega$  (see Figures 7 and 8).

Amplifiers with switchable transfer functions are designed much like dual-channel amplifiers, except both inputs are connected in parallel, with each channel configured for a different transfer function. Figure 9 shows a circuit that has a gain of 10 for Channel Select HIGH (channel 1 selected) and a gain of 1000 for Channel Select LOW (channel 2 selected). In this case, the channel select may be thought of as a gain select.




FIGURE 7. Selectable Input Amplifier, Noninverting.




FIGURE 8. Selectable Input Amplifier, Inverting.




FIGURE 9. Switchable Gain Amplifier.

This concept also applies to switchable bandwidth circuits, where AC coupling (high-pass) or smoothing (low-pass) characteristics need to be switched in under

digital control. A wide variety of operational amplifier function circuits may be made selectable or switchable using these techniques.

Figure 10 shows a two-channel differential amplifier. This concept can be expanded to a full high input impedance instrumentation amplifier by adding four input buffer amplifiers or by using two front end Swop Amps followed by an operational amp (Figure 11).




FIGURE 10. Low Power Dual-Channel Differential Amplifier.




FIGURE 11. Low Power Dual-Channel Instrumentation Amplifier.



# OPA404

## Quad High-Speed Precision *Difet*® OPERATIONAL AMPLIFIER

### FEATURES

- WIDE BANDWIDTH: 6.4MHz
- HIGH SLEW RATE: 35V/ $\mu$ s
- LOW OFFSET:  $\pm 750\mu$ V max
- LOW BIAS CURRENT:  $\pm 4$ pA max
- FAST SETTling: 1.5 $\mu$ s to 0.01%
- STANDARD QUAD PINOUT

### APPLICATIONS

- PRECISION INSTRUMENTATION
- OPTOELECTRONICS
- SONAR, ULTRASOUND
- PROFESSIONAL AUDIO EQUIPMENT
- MEDICAL EQUIPMENT
- DETECTOR ARRAYS

### DESCRIPTION

The OPA404 is a high performance monolithic *Difet*® (dielectrically-isolated FET) quad operational amplifier. It offers an unusual combination of very-low bias current together with wide bandwidth and fast slew rate.


Noise, bias current, voltage offset, drift, and speed are superior to BIFET® amplifiers.

Laser trimming of thin-film resistors gives very-low offset and drift—the best available in a quad FET op amp.

The OPA404's input cascode design allows high precision input specifications and uncompromised high-speed performance.

Standard quad op amp pin configuration allows upgrading of existing designs to higher performance levels. The OPA404 is unity-gain stable.

*Difet*® Burr-Brown Corp., BIFET® National Semiconductor Corp.



OPA404 Simplified Circuit  
(Each Amplifier)

# SPECIFICATIONS

## ELECTRICAL

At  $V_{CC} = \pm 15VDC$  and  $T_A = +25^\circ C$  unless otherwise noted.

PARAMETER	CONDITIONS	OPA404AG			OPA404BG			OPA404SG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT</b>											
<b>NOISE<sup>(1)</sup></b>											
Voltage: $f_o = 10Hz$			32			32			32		$nV/\sqrt{Hz}$
$f_o = 100Hz$			19			19			19		$nV/\sqrt{Hz}$
$f_o = 1kHz$			15			15			15		$nV/\sqrt{Hz}$
$f_o = 10kHz$			12			12			12		$nV/\sqrt{Hz}$
$f_B = 10Hz$ to $10kHz$			1.4			1.4			1.4		$\mu V, rms$
$f_B = 0.1Hz$ to $10Hz$			0.95			0.95			0.95		$\mu V, p-p$
Current: $f_B = 0.1Hz$ to $10Hz$			12			12			12		$\mu A, p-p$
$f_o = 0.1Hz$ thru $20kHz$			0.6			0.6			0.6		$fA/\sqrt{Hz}$
<b>OFFSET VOLTAGE<sup>(2)</sup></b>											
Input Offset Voltage	$V_{CM} = 0VDC$		$\pm 260$	$\pm 1mV$		$\pm 260$	$\pm 750$		$\pm 260$	$\pm 1mV$	$\mu V$
Average Drift	$T_A = T_{MIN}$ to $T_{MAX}$		$\pm 3$			$\pm 3$			$\pm 3$		$\mu V/^\circ C$
Supply Rejection	$\pm V_{CC} = 12V$ to $18V$	80	100	100	86	100	50	80	100	100	dB
Channel Separation	$100Hz, R_L = 2k\Omega$		125			125			125		$\mu V/V$ dB
<b>BIAS CURRENT<sup>(2)</sup></b>											
Input Bias Current	$V_{CM} = 0VDC$		$\pm 1$	$\pm 8$		$\pm 1$	$\pm 4$		$\pm 1$	$\pm 8$	pA
<b>OFFSET CURRENT<sup>(2)</sup></b>											
Input Offset Current	$V_{CM} = 0VDC$		0.5	8		0.5	4		0.5	8	pA
<b>IMPEDANCE</b>											
Differential			$10^{13} \parallel 1$			$10^{13} \parallel 1$			$10^{13} \parallel 1$		$\Omega \parallel pF$
Common-Mode			$10^{14} \parallel 3$			$10^{14} \parallel 3$			$10^{14} \parallel 3$		$\Omega \parallel pF$
<b>VOLTAGE RANGE</b>											
Common-Mode Input Range		$\pm 10.5$	+13, -11		$\pm 10.5$	+13, -11		$\pm 10.5$	+13, -11		V
Common-Mode Rejection	$V_{IN} = \pm 10VDC$	88	100		92	100		88	100		dB
<b>OPEN-LOOP GAIN, DC</b>											
Open-Loop Voltage Gain	$R_L \geq 2k\Omega$	88	100		92	100		88	100		dB
<b>FREQUENCY RESPONSE</b>											
Gain Bandwidth	Gain = 100	4	6.4		5	6.4		4	6.4		MHz
Full Power Response	20V p-p, $R_L = 2k\Omega$		570			570			570		kHz
Slew Rate	$V_O = \pm 10V, R_L = 2k\Omega$	24	35		28	35		24	35		V/ $\mu s$
Settling Time: 0.1%	Gain = -1, $R_L = 2k\Omega$		0.6			0.6			0.6		$\mu s$
0.01%	$C_L = 100pF,$ 10V step		1.5			1.5			1.5		$\mu s$
<b>RATED OUTPUT</b>											
Voltage Output	$R_L = 2k\Omega$	$\pm 11.5$	+13.2, -13.8		$\pm 11.5$	+13.2, -13.8		$\pm 11.5$	+13.2, -13.8		V
Current Output	$V_O = \pm 10VDC$	$\pm 5$	$\pm 10$		$\pm 5$	$\pm 10$		$\pm 5$	$\pm 10$		mA
Output Resistance	1MHz, open loop		80			80			80		$\Omega$
Load Capacitance Stability	Gain = +1		1000			1000			1000		pF
Short Circuit Current		$\pm 10$	$\pm 18$		$\pm 10$	$\pm 18$		$\pm 10$	$\pm 18$		mA
<b>POWER SUPPLY</b>											
Rated Voltage			$\pm 15$			$\pm 15$			$\pm 15$		VDC
Voltage Range, Derated Performance		$\pm 5$		$\pm 18$	$\pm 5$		$\pm 18$	$\pm 5$		$\pm 18$	VDC
Current, Quiescent	$I_O = 0mADC$		9	10		9	10		9	10	mA
<b>TEMPERATURE RANGE</b>											
Specification	Ambient temp.	-25		+85	-25		+85	-55		+125	$^\circ C$
Operating	Ambient temp.	-55		+125	-55		+125	-55		+125	$^\circ C$
Storage	Ambient temp.	-65		+150	-65		+150	-65		+150	$^\circ C$
$\theta$ Junction-Ambient			85			85			85		$^\circ C/W$

NOTES: (1) Noise testing available— inquire. (2) Offset voltage, offset current, and bias current are also guaranteed with the units fully warmed up.


# ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At  $V_{CC} = \pm 15VDC$  and  $T_A = T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.


PARAMETER	CONDITIONS	OPA404AG			OPA404BG			OPA404SG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>TEMPERATURE RANGE</b>											
Specification Range	Ambient temp.	-25		+85	-25		+85	-55		+125	°C
<b>INPUT</b>											
<b>OFFSET VOLTAGE<sup>(1)</sup></b> Input Offset Voltage Average Drift Supply Rejection	$V_{CM} = 0VDC$		$\pm 450$ $\pm 3$ 96 16	$\pm 2mV$  178		$\pm 450$ $\pm 3$ 96 16	$\pm 1.5mV$  100		$\pm 550$ $\pm 3$ 93 22	$\pm 2.5mV$  316	$\mu V$ $\mu V/^\circ C$ dB $\mu V/V$
<b>BIAS CURRENT<sup>(1)</sup></b> Input Bias Current	$V_{CM} = 0VDC$		$\pm 32$	$\pm 200$		$\pm 32$	$\pm 100$		$\pm 500$	$\pm 5nA$	pA
<b>OFFSET CURRENT<sup>(1)</sup></b> Input Offset Current	$V_{CM} = 0VDC$		17	100		17	50		260	2.5nA	pA
<b>VOLTAGE RANGE</b> Common-Mode Input Range Common-Mode Rejection	$V_{IN} = \pm 10VDC$	$\pm 10.2$	+12.7, -10.6		$\pm 10.2$	+12.7, -10.6		$\pm 10.0$	+12.6, -10.5		V dB
<b>OPEN-LOOP GAIN, DC</b>											
Open-Loop Voltage Gain	$R_L \geq 2k\Omega$	82	94		86	94		80	88		dB
<b>RATED OUTPUT</b>											
Voltage Output Current Output Short Circuit Current	$R_L = 2k\Omega$ $V_O = \pm 10VDC$ $V_O = 0VDC$	$\pm 11.5$	+12.9, -13.8		$\pm 11.5$	+12.9, -13.8		$\pm 11$	+12.7, -13.8		V mA mA
<b>POWER SUPPLY</b>											
Current, Quiescent	$I_O = 0mADC$		9.3	10.5		9.3	10.5		9.4	11	mA

NOTES: (1) Offset voltage, offset current, and bias current are also guaranteed with the units fully warmed up.

## ORDERING INFORMATION



## CONNECTION DIAGRAM




## ABSOLUTE MAXIMUM RATINGS

Supply	$\pm 18VDC$
Internal Power Dissipation <sup>(1)</sup>	1000mW
Differential Input Voltage <sup>(2)</sup>	$\pm 36VDC$
Input Voltage Range <sup>(2)</sup>	$\pm 18VDC$
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 10 seconds)	+300°C
Output Short Circuit Duration <sup>(3)</sup>	Continuous
Junction Temperature	+175°C

### NOTES:









- Packages must be derated based on  $\theta_{JC} = 15^\circ C/W$  or  $\theta_{JA} = 85^\circ C/W$ .
- For supply voltages less than  $\pm 18VDC$  the absolute maximum input voltage is equal to:  $18V > V_{IN} > -V_{CC} - 8V$ . See Figure 2.
- Short circuit may be to power supply common only. Rating applies to +25°C ambient. Observe dissipation limit and  $T_J$ .

## MECHANICAL



# TYPICAL PERFORMANCE CURVES









$T_A = +25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.










# TYPICAL PERFORMANCE CURVES [CONT]

T<sub>A</sub> = 25°C, V<sub>CC</sub> = ±15VDC unless otherwise noted



# TYPICAL PERFORMANCE CURVES [CONT]

$T_A = +25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{VDC}$  unless otherwise noted



## APPLICATIONS INFORMATION

### OFFSET VOLTAGE ADJUSTMENT

The OPA404 offset voltage is laser-trimmed and will require no further trim for most applications. If desired, offset voltage can be trimmed by summing (see Figure 1). With this trim method there will be no degradation of input offset drift.




FIGURE 1. Offset Voltage Trim.

## INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET® amplifiers can be destroyed by the loss of  $-V_{CC}$ .

Unlike BIFET® amplifiers, the *Difet*® OPA404 requires input current limiting resistors only if its input voltage can exceed  $-8V$ . A  $10k\Omega$  series resistor will limit the input current to a safe value with up to  $\pm 15V$  input levels even if both supply voltages are lost. (See Figure 2 and Absolute Maximum Ratings).




FIGURE 2. Input Current vs Input Voltage with  $\pm V_{CC}$  Pins Grounded.

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.

Static protection is recommended when handling any precision IC operational amplifier.

## GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA404. To avoid leakage, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential (see Figure 3).




FIGURE 3. Connection of Input Guard.

## HANDLING AND TESTING

Measuring the unusually low bias current of the OPA404 is difficult without specialized test equipment; most commercial benchtop testers cannot accurately measure the OPA404 bias current. Low-leakage test sockets and special test fixtures are recommended if incoming inspection of bias current is to be performed.

To prevent surface leakage between pins, the DIP package should not be handled by bare fingers. Oils and salts from fingerprints or careless handling can create leakage currents that exceed the specified OPA404 bias currents.

If necessary, DIP packages and PC board assemblies can be cleaned with Freon TF®, baked for 30 minutes at  $85^{\circ}C$ , rinsed with de-ionized water, and baked again for 30 minutes at  $85^{\circ}C$ . Surface contamination can be prevented by the application of a high-quality conformal coating to the cleaned PC board assembly.

## BIAS CURRENT CHANGE VERSUS COMMON-MODE VOLTAGE

The input bias currents of most popular BIFET® operational amplifiers are affected by common-mode voltage (Figure 4). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely-low bias current of the OPA404 is not compromised by common-mode voltage.





# OPA501

For a /883B version of this product, see OPA8785/883B in the Military Products section.

## High Current - High Power OPERATIONAL AMPLIFIER

### FEATURES

- WIDE SUPPLY RANGE  
 $\pm 10$  to  $\pm 40$  Volts
- HIGH OUTPUT CURRENT  
 $\pm 10$  Amps Peak
- HIGH OUTPUT POWER  
260 Watts Peak
- SMALL SIZE: TO-3 PACKAGE

### APPLICATIONS


- SERVO AMPLIFIER
- MOTOR DRIVER
- ACTUATOR CONTROL
- AUDIO AMPLIFIER
- SYNCRO DRIVER
- POWER SUPPLY REGULATOR

### DESCRIPTION

The OPA501 is a high power operational amplifier. Its high current output stage delivers  $\pm 10A$  yet the amplifier is unity-gain stable and it can be used in any operational amplifier configuration. The 260W peak output capability allows the OPA501 to drive loads (such as motors) with a greater safety margin.

Safe operating area is fully specified and output current limiting is provided to protect both the amplifier and the load from excessive current.

This hybrid IC is housed in an 8-pin hermetic TO-3 package. The electrically-isolated package allows direct mounting to chassis or heat sink without an insulating washer or spacer which would increase thermal resistance.



SIMPLIFIED CIRCUIT

# SPECIFICATIONS

## ELECTRICAL

At  $T_C = +25^\circ\text{C}$  and  $\pm V_{CC} = 28\text{VDC}$  OPA501RM/AM,  $\pm V_{CC} = 34\text{VDC}$  OPA501SM/BM unless otherwise noted.

PARAMETER	CONDITIONS	OPA501RM/AM			OPA501SM/BM			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>RATED OUTPUT</b> <sup>(1)(2)</sup> Output Current, Continuous <sup>(3)</sup> Output Voltage <sup>(3)</sup>	$R_L = 2\Omega$ RM/AM $R_L = 2.6\Omega$ SM/BM $I_o = 10\text{A peak}$	$\pm 10$ $\pm 10$ $\pm 20$	23		*	$\pm 29$		A A V
<b>DYNAMIC RESPONSE</b> Bandwidth, Unity Gain Full Power Bandwidth Slew Rate	Small Signal $V_o = 40\text{Vp-p}$ , $R_L = 8\Omega$ $R_L = 5\Omega$ RM/AM $R_L = 6.5\Omega$ SM/BM	10 1.35 1.35	1 16		*	*		MHz kHz V/ $\mu\text{s}$ V/ $\mu\text{s}$
<b>INPUT OFFSET VOLTAGE</b> Initial Offset vs Temperature vs Supply Voltage	$-25^\circ\text{C} < T < +85^\circ\text{C}$ (AM/BM) $-55^\circ\text{C} < T < +125^\circ\text{C}$ (RM/SM)		$\pm 5$ $\pm 10$ $\pm 35$	$\pm 10$ $\pm 65$		$\pm 2$ $\pm 10$	$\pm 5$ $\pm 40$	mV $\mu\text{V}/^\circ\text{C}$ $\mu\text{V}/^\circ\text{C}$ $\mu\text{V}/\text{V}$
<b>INPUT BIAS CURRENT</b> Initial vs Temperature vs Supply Voltage	$T_{\text{case}} = +25^\circ\text{C}$		15 $\pm 0.05$ $\pm 0.02$	40		*	20	nA nA/ $^\circ\text{C}$ nA/V
<b>INPUT DIFFERENCE CURRENT</b> Initial vs Temperature	$T_{\text{case}} = +25^\circ\text{C}$ $-25^\circ\text{C} < T < +85^\circ\text{C}$ (AM/BM) $-55^\circ\text{C} < T < +125^\circ\text{C}$ (RM/SM)		$\pm 5$ $\pm 0.01$	$\pm 10$		$\pm 2$ $\pm 0.01$	$\pm 3$	nA nA/ $^\circ\text{C}$ nA/ $^\circ\text{C}$
<b>OPEN-LOOP GAIN, DC</b>	$R_L = 5\Omega$ RM/AM $R_L = 6.5\Omega$ SM/BM	94	115		98	115		dB dB
<b>INPUT IMPEDANCE</b> Differential Common-mode			10 250			*		M $\Omega$ M $\Omega$
<b>INPUT NOISE</b> Voltage Noise Current Noise	$f_n = 0.3\text{Hz to } 10\text{Hz}$ $f_n = 10\text{Hz to } 10\text{kHz}$ $f_n = 0.3\text{Hz to } 10\text{Hz}$ $f_n = 10\text{Hz to } 10\text{kHz}$		3 5 20 4.5			*		$\mu\text{V}$ , p-p $\mu\text{V}$ , rms pA, p-p pA, rms
<b>INPUT VOLTAGE RANGE</b> Common-mode Voltage <sup>(4)</sup> Common-mode Rejection	Linear Operation $F = \text{DC}$ , $V_{CM} = \pm  V_{CC}  - 6$	$\pm  V_{CC}  - 6$ 70	$\pm  V_{CC}  - 3$ 110		*	*	80	V dB
<b>POWER SUPPLY</b> Rated Voltage Operating Voltage Range Current, quiescent		$\pm 10$	$\pm 28$ $\pm 2.6$	$\pm 36$ $\pm 10$	*	$\pm 34$	$\pm 40$	V V mA
<b>TEMPERATURE RANGE</b> Specification, RM/SM AM/BM Operating, derated performance, AM/BM Storage	case	-55 -25		+125 +85	*	*	*	$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$
<b>THERMAL RESISTANCE</b>	Steady State $\theta_{j/c}$		2.0	2.2		*	*	$^\circ\text{C}/\text{W}$

\*Specification same as for OPA501RM/AM.

### NOTES

- Package must be derated based on a junction to case thermal resistance of  $2.2^\circ\text{C}/\text{W}$  or a junction to ambient thermal resistance of  $30^\circ\text{C}/\text{W}$ .
- Safe Operating Area and Power Derating Curves must be observed.
- With  $\pm R_{SC} = 0$ . Peak output current is typically greater than 10A if duty cycle and pulse width limitations are observed. Output current greater than 10A is not guaranteed.
- The absolute maximum voltage is 3V less than supply voltage.

## ABSOLUTE MAXIMUM RATINGS

Power supply voltage ( $V_{CC}$ )	$\pm 40$ VDC
Power dissipation at $+25^\circ\text{C}$ <sup>(1)(2)</sup>	.79W
Differential input voltage	$\pm V_{CC} - 3\text{V}$
Common-mode input voltage	$\pm V_{CC}$
Operating temperature range	$-55^\circ\text{C}$ to $+125^\circ\text{C}$
Storage temperature range	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
Lead temperature (soldering, 10sec.)	$+300^\circ\text{C}$
Junction temperature	$+200^\circ\text{C}$
Output short-circuit duration <sup>(3)</sup>	continuous


### NOTES:

1. At case temperature of  $+25^\circ\text{C}$ . Derate at  $2.2^\circ\text{C/W}$  above case temperature of  $+25^\circ\text{C}$ .
2. Average dissipation.
3. Within safe operating area and with appropriate derating.


## ORDERING INFORMATION

Basic Model Number	<u>OPA501</u>	<u>X</u>	<u>M</u>	
Performance Grade Code				OPA501AM
A, B = $-25^\circ\text{C}$ to $+85^\circ\text{C}$				OPA501BM
R, S = $-55^\circ\text{C}$ to $+125^\circ\text{C}$				OPA501RM
Package Code				OPA501SM
TO-3				

## CONNECTION DIAGRAM




## MECHANICAL



### NOTE:

Leads in true position within  $.010"$   
 $(.25\text{mm})$  R @ MMC at seating plane.












Pin numbers shown for reference only.  
 Numbers may not be marked on package.



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.510	1.550	38.35	39.37
B	.745	.770	18.92	19.56
C	.240	.290	6.10	7.37
D	.038	.042	0.97	1.07
E	.080	.105	2.03	2.67
F	40° BASIC		40° BASIC	
G	.500 BASIC		12.7 BASIC	
H	1.186 BASIC		30.12 BASIC	
J	.583 BASIC		15.06 BASIC	
K	.400	.500	10.16	12.70
Q	.151	.161	3.84	4.09
R	.980	1.020	24.89	25.91

# TYPICAL PERFORMANCE CURVES

\* Typical at +25° case and ±V<sub>CC</sub> = 28VDC unless otherwise noted.





# INSTALLATION AND OPERATING INSTRUCTIONS

## PROPER GROUNDING AND POWER SUPPLY BYPASSING

Particular attention should be given to proper grounding practices because the large output currents can cause significant ground-loop errors. Figure 1 illustrates proper connections.




FIGURE 1. Proper Power Supply Connections.

Note that the connections are such that the load current does not flow through the wire connecting the signal ground point to the power supply common. Also, power supply and load leads should be run physically separated from the amplifier input and signal leads.

The amplifier should be power-supply-bypassed with 10 $\mu$ F tantalum capacitors connected as close to pins 3 and 6 as possible. The capacitors should be connected to the load ground rather than the signal ground.

## CURRENT LIMITS

The OPA501 amplifier is designed so that both the positive and negative load current limits can be set independently with external resistors  $R_{SC}$  and  $R_{-SC}$  respectively. The approximate value of these resistors is given by the equation:

$$R_{SC} = \left( \frac{0.65}{I_{LIMIT}} - 0.0437 \right) \text{ ohms}$$

$I_{LIMIT}$  is the desired maximum current in amperes. The power dissipation of the current limit resistor is:

$$P_{max} = R_{SC} (I_{LIMIT})^2 \text{ watts}$$

$R_{SC}$  is in ohms and  $I_{LIMIT}$  is in amperes.

Current limit resistors carry the full amplifier output current so lead lengths should be minimized. Highly inductive resistors can cause loop instability. Variation in  $I_{LIMIT}$  with case temperature is shown in the Typical Performance Curves.

The amplifier should be used with as low a current limit as possible for its particular application. This will minimize the chance of damaging the amplifier under abnormal load

conditions and will increase reliability by limiting internal power dissipation.

The current limits may be used to generate other functions such as constant current supplies and torque or stall current limits for servomotor applications.

## HEAT SINKING

The OPA501 requires a heat sink to limit output transistor junction temperature ( $T_J$ ) to an absolute maximum of +200°C. The steady-state thermal circuit is illustrated in Figure 2.




FIGURE 2. Simplified Steady-State Heat Flow Model.

Junction temperature ( $T_J$ ) is found from the equation:

$$T_J = P_D (\theta_{JC} + \theta_{CS} + \theta_{SA}) + T_A$$

Where  $P_D$  = average amplifier power dissipation (W)

$\theta_{JC}$  = junction to case thermal resistance (°C/W)

$\theta_{CS}$  = device mounting thermal resistance (°C/W)

$\theta_{SA}$  = heat sink thermal resistance (°C/W)

$T_A$  = ambient temperature (°C)

For most heat sink calculations the quiescent power dissipation is very low (<1 watt) and can be disregarded with only a small error.

The minimum size heat sink can be found from the equation:

$$\theta_{SA} = \frac{T_J - T_A}{P_D} - \theta_{CS} - \theta_{JC}$$

Example: Find the maximum thermal resistance (smallest heat sink) that can be used for an OPA501 with  $\pm V_{CC} = 28\text{VDC}$ . Output voltage is +10VDC across a 10 $\Omega$  resistor and ambient temperature is +50°C:

$$P_D = [(+28\text{VDC}) - (+10\text{VDC})] \times \frac{+10\text{VDC}}{10\Omega} = 18\text{W}$$

$$\theta_{SA} = \frac{200^\circ\text{C} - 50^\circ\text{C}}{18\text{W}} - 0.1^\circ\text{C/W} - 2.2^\circ\text{C/W}$$

$$\theta_{SA} = 6.03^\circ\text{C/W maximum}$$

As large a heat sink as possible should be used.  $\theta_{CS}$  depends on the flatness of the heat sink, the thermal compound used, and the roughness of the mating surfaces. Typical values are between 0.1° C/W and 0.3° C/W for a TO-3 package properly mounted on a heat sink.

The OPA501 mounting flange is electrically-isolated and can be mounted directly to a heat sink without insulating washers or spacers. Screws with Bellville spring washers are recommended to maintain positive clamping pressure on heat sink mounting surfaces. Long periods of thermal cycling can loosen mounting screws and increase  $\theta_{CS}$ .

The output transistor thermal resistance ( $\theta_{JC}$ ) is a function of output current pulse width, pulse shape, and duty cycle. Long duration pulses allow the junction temperature to approach its steady state value while shorter pulses cause a lower peak junction temperature due to the junction's thermal time constant. Heat is conducted rapidly away from the junction so that as duty cycle decreases, junction temperature decreases.

Steady state  $\theta_{JC}$  is rated at 2.2°C/W maximum. In applications where the amplifier's output current alternates between output transistors—for example, an AC amplifier—the transistor  $\theta_{JC}$  will depend on frequency as shown in Figure 3.




FIGURE 3. Effective  $\theta_{JC}$  for Applications Where Output Current Alternates Between Output Transistors.

Example: OPA501SM with  $\pm V_{CC} = 28\text{VDC}$ ; heat sink  $\theta_{SA} = 0.4^\circ\text{C/W}$ ; output = 11.2VAC, rms 400Hz (sine) at 5A, rms; Power Factor = 1.0; assume a mounting resistance of 0.1°C/W and an ambient temperature of +25°C.

The power dissipated by the OPA501,  $P_D$ , is equal to the power delivered by the power supplies,  $P_S$ , minus the power delivered to the load,  $P_L$ .

Peak output current is  $(5\text{A})(\sqrt{2}) = 7.07\text{A}$  peak.  
 $P_S = (V_{CC})(I_{AVG}) = (28\text{V})(2\pi)(7.07\text{A}) = 126\text{W}$ .

Note that the power delivered by the power supply is equal to its voltage times the average current (not rms). Average is equal to  $2\pi$  times peak for a sine wave.

$$P_L = (11.2\text{VAC})(5\text{A}) = 56\text{W}$$

Average power dissipation of the amplifier is  $126\text{W} - 56\text{W} = 70\text{W}$ . From Figure 3, the effective value of  $\theta_{JC}$  at 400Hz is  $0.6 \times$  the rated  $\theta_{JC}$ , therefore,  $\theta_{JC} = 1.32^\circ\text{C/W}$ .

This accounts for the fact that each output transistor is "resting" during alternate half cycles.

The junction temperature will be:

$$T_J = (70\text{W})(1.32 + 0.1 + 0.4^\circ\text{C/W}) + 25^\circ\text{C} = 152^\circ\text{C}$$

This is well below the maximum junction temperature limit of 200°C. Best circuit reliability can be achieved, however, by keeping junction temperature to a minimum. In this case, a lower  $\pm V_{CC}$  could be used to further reduce amplifier power dissipation.

At frequencies of 50Hz or less the junction temperature will change in response to the instantaneous dissipation—the product of the instantaneous voltage and current across the power transistors. Under approximately 50Hz the junction will heat in response to the peak dissipation condition which occurs at an output of one-half the power supply voltage. In the previous example, the peak dissipation can be found as follows:

Peak dissipation occurs at half of 28V = 14V output.  
 The load impedance  $Z_{LOAD} = 11.2\text{V}/5\text{A} = 2.24\Omega$ .  
 The load current at peak dissipation =  
 $14\text{V}/2.24\Omega = 6.25\text{A}$ .  
 The peak dissipation =  $(14\text{V})(6.25\text{A}) = 87.5\text{W}$ .

Furthermore, the  $\theta_{JC}$  at this low frequency is equal to its specified value of 2.2°C/W (see Figure 3). In this case, the junction temperature would be:

$$T_J = (87.5\text{W})(2.2 + 0.1 + 0.4^\circ\text{C/W}) + 25^\circ\text{C} = 261^\circ\text{C}$$

This exceeds the maximum specified junction temperature and is clearly unacceptable. More examples of this type of calculation can be found in Burr-Brown Application Note AN-123.

### SAFE OPERATING AREA (SOA)

In addition to the limits imposed by power dissipation, the amplifier's output transistors are also limited by a




FIGURE 4. Transistor Safe Operating Area at +25°C Case Temperature.

second breakdown region. This occurs because of increased emitter current density due to current crowding at higher operating voltages. Both the dissipation and second breakdown limits depend on time and temperature. Figure 4 shows each output transistor's SOA at a case temperature of +25°C.

Limits for short pulse widths are substantially greater than for steady state (DC). At a case temperature of +125°C the SOA limits are reduced (see Figure 5). The SOA shown in these curves is based on a conservative linear derating of both the power dissipation and the second breakdown region.




FIGURE 5. Transistor Safe Operating Area at +125°C Case Temperature.

Resistive loads are easy to analyze by simply plotting load lines on the SOA curve. If the curve representing the load line stays within the OPA501 output transistor SOA curve and all other parameters are observed, such as case temperature, etc., the amplifier will be safe. The load line can swing through the larger SOA limits if their time duration constraints are strictly observed.

Reactive loads present a more complex problem since the output voltage and current are not in phase. This results in the reactive load line becoming elliptical (when plotted on linear axes) which requires a larger SOA for safe operation.

Although detailed analysis is beyond the scope of this data sheet, the load line can be viewed on an oscilloscope as shown in Figure 6. The X-Y display is driven by the voltage across the load and by the current into the load.

This set up can also display voltage and current stress across the OPA501 output transistors as shown in Figure 7. This data can then be compared to the SOA limits.

The amplifier is designed to operate with electromotive-force-generating loads such as servomotors, relays, and actuators. Careful attention must be paid to both the load characteristics and the amplifier's SOA to ensure safe operation.




FIGURE 6. Loadline Display.




FIGURE 7. Output Transistor Safe Operating Area Stress Display.




FIGURE 8. Servomotor Amplifier.

Figure 8 shows the OPA501 configured as a DC permanent magnet motor driver. The armature current ( $I_A$ ) and motor voltage ( $V_m$ ) are monitored within an oscilloscope in the X-Y mode displaying  $I_A$  and  $V_m$  respectively. Slewing the motor with a 4Hz sine wave results in the motor power ellipse of Figure 9. The input level has been adjusted to give  $\pm 20V$ , pk. across the motor. An examination of the power ellipse indicates that the instan-




FIGURE 9. D.C. Servomotor Load Line.

taneous power delivered to the motor exceeds the amplifier output transistor's safe operating area at a case temperature of  $+25^\circ\text{C}$ . The point at which the motor shows 0V at  $-6.9A$  is a problem. The voltage across the output transistor is  $28V - 0V = 28V$ . Checking the SOA curve shows that the amplifier can safely withstand this condition for slightly under 5msec. At 4Hz this transient swing outside the DC SOA region is exceeded for much longer than 5msec. Continued operation under these conditions will result in failure. Peak junction temperatures should not exceed  $+200^\circ\text{C}$ . Perhaps a motor with a higher impedance winding should be considered for this application. Current limiting and lower supply voltage can also reduce dissipation.

Motors used in servo applications often required a surprisingly large current to accelerate quickly. Worst case conditions occur when the motor is operating at full speed and is suddenly slammed into reverse ("plugging"). This condition is illustrated in Figure 10 when a DC servomotor is driven by a bipolar square wave. As the motor reverses direction a large surge current flows, causing very high peak power dissipation in the amplifier. After several time constants (determined by the inertia moment) the current drops to a lower steady-state value. Loading the motor increases the motor average power and amplifier dissipation. SOA curves should be checked for safe operation under these surge conditions.

The OPA501 current limits may be set to clip the high surge currents to a safe level. This is shown in Figure 11. Note that the current limit does limit the servo motor peak acceleration.

Inductive loads should be investigated for high peak transients generated by a collapsing magnetic field. Resistive damping can reduce this problem and although the amplifier has substrate diodes as part of the Darlington output transistor structure, external diodes are recommended for heavy clamping.

Fast diodes such as those normally used as rectifiers in switching power supplies are suitable.




FIGURE 10. Servomotor Drive - "Plugging"




FIGURE 11. Servomotor Drive With Current Limit.

## High Current—High Power OPERATIONAL AMPLIFIER

### FEATURES

- **WIDE SUPPLY RANGE:**  $\pm 10V$  to  $\pm 30V$
- **HIGH OUTPUT CURRENT:** 5A peak
- **CLASS A/B OUTPUT STAGE:** Low distortion
- **SMALL TO-3 PACKAGE**

### APPLICATIONS


- **SERVO AMPLIFIER**
- **MOTOR DRIVER**
- **SYNCHRO EXCITATION**
- **AUDIO AMPLIFIER**
- **TEST PIN DRIVER**

### DESCRIPTION

The OPA511 is a high voltage, high current operational amplifier designed to drive a wide variety of resistive and reactive loads. Its complementary class A/B output stage provides superior performance in applications requiring freedom from cross-over distortion. User-set current limit circuitry provides protection to the amplifier and load in fault conditions.

The OPA511 employs a laser-trimmed monolithic integrated circuit to bias the output transistors, providing excellent low-level signal fidelity and high output voltage swing. The reduced internal parts count made possible with this bias IC improves performance and reliability.

This hybrid integrated circuit is housed in a hermetically sealed TO-3 package and all circuitry is electrically isolated from the case. This allows direct mounting to a chassis or heat sink without cumbersome insulating hardware and provides optimum heat transfer.



# SPECIFICATIONS

## ELECTRICAL

At  $T_c = +25^\circ\text{C}$  and  $V_s = \pm 28\text{VDC}$  unless otherwise noted.













PARAMETER	CONDITIONS	OPA511AM			UNITS
		MIN	TYP	MAX	
<b>INPUT</b>					
<b>OFFSET VOLTAGE</b> Initial Offset vs Temperature vs Supply Voltage vs Power	Full temperature range		$\pm 5$ $\pm 10$ $\pm 35$ $\pm 20$	$\pm 10$ $\pm 65$ $\pm 200$	mV $\mu\text{V}/^\circ\text{C}$ $\mu\text{V}/\text{V}$ $\mu\text{V}/\text{W}$
<b>BIAS CURRENT</b> Initial vs Temperature vs Supply Voltage	Full temperature range		$\pm 15$ $\pm 0.05$ $\pm 0.02$	$\pm 40$ $\pm 0.4$	nA $\text{nA}/^\circ\text{C}$ $\text{nA}/\text{V}$
<b>OFFSET CURRENT</b> Initial vs Temperature	Full temperature range		$\pm 5$ $\pm 0.01$	$\pm 10$	nA $\text{nA}/^\circ\text{C}$
<b>INPUT IMPEDANCE</b> Common-Mode Differential			200 10		$\text{M}\Omega$ $\text{M}\Omega$
<b>VOLTAGE RANGE<sup>(1)</sup></b> Common-Mode Voltage Common-Mode Rejection	Full temperature range $V_{CM} = V_s - 6\text{V}$	$\pm( V_s  - 6)$ 70	$\pm( V_s  - 3)$ 110		V dB
<b>GAIN</b>					
Open-Loop Gain at 10Hz	Full temperature range, full load	91	113		dB
Gain-Bandwidth Product at 1MHz	$T_c = +25^\circ\text{C}$ , full load		1		MHz
Power Bandwidth	$T_c = +25^\circ\text{C}$ , $I_o = 4\text{A}$ , $V_o = 40\text{V}$ p-p	15	23		kHz
Phase Margin	Full temperature range		45		Degrees
<b>OUTPUT</b>					
Voltage Swing	$I_o = 5\text{A}$ Full temperature range, $I_o = 2\text{A}$ Full temperature range, $I_o = 56\text{mA}$	$\pm( V_s  - 8)$ $\pm( V_s  - 6)$ $\pm( V_s  - 5)$	$\pm( V_s  - 5)$ $\pm( V_s  - 5)$		V V V
Current, Peak		$\pm 5$			A
Settling Time to 0.1%	2V step		2		$\mu\text{s}$
Slew Rate	$R_L = 2.5\Omega$	$\pm 1.0$	1.8		$\text{V}/\mu\text{s}$
Capacitive Load: Unity Gain Gain	Full temperature range Full temperature range			3.3 SOA <sup>(2)</sup>	nF nF
<b>POWER SUPPLY</b>					
Voltage	Full temperature range	$\pm 10$	$\pm 28$	$\pm 30$	V
Current, Quiescent			20	30	mA
<b>THERMAL</b>					
<b>RESISTANCE</b> AC Junction to Case <sup>(3)</sup> DC Junction to Case Junction to Air	$f > 60\text{Hz}$ $f > 60\text{Hz}$		1.9 2.4 30	2.1 2.6	$^\circ\text{C}/\text{W}$ $^\circ\text{C}/\text{W}$ $^\circ\text{C}/\text{W}$
<b>TEMPERATURE RANGE, case</b>		-25		+85	$^\circ\text{C}$

NOTES: (1)  $+V_s$  and  $-V_s$  denote the positive and negative supply voltage respectively. Total  $V_s$  is measured from  $+V_s$  to  $-V_s$ . (2) SOA = Safe Operating Area. (3) Rating applies if the output current alternates between both output transistors at a rate faster than 60Hz.



# TYPICAL PERFORMANCE CURVES

$T_A = 25^\circ\text{C}$ .  $V_S = \pm 28\text{VDC}$  unless otherwise noted.





# APPLICATIONS INFORMATION

## POWER SUPPLIES

Specifications for the OPA511 are based on a nominal operating voltage of  $\pm 28\text{V}$ . A single power supply or unbalanced supplies may be used so long as the maximum total operating voltage (total of  $+V_S$  and  $-V_S$ ) is not greater than  $68\text{V}$ .

## CURRENT LIMITS

Current limit resistors must be provided for proper operation. Independent positive and negative current limit values may be selected by choice of  $R_{CL+}$  and  $R_{CL-}$  respectively. Resistor values are calculated by:

$$R_{CL} = 0.65/I_{LIM} (\text{amps}) - 0.01$$

This is the nominal current limit value at room temperature. The maximum output current decreases at high temperature as shown in the typical performance curve. Most wire-wound resistors are satisfactory, but some highly inductive types may cause loop stability problems. Be sure to evaluate performance with the actual resistors to be used in production.

## HEAT SINKING

Power amplifiers are rated by case temperature (not ambient temperature). The maximum allowable power dissipation is a function of the case temperature as shown in the power derating curve. Load characteristics, signal conditions, and power supply voltage determine the power dissipated by the amplifier. The case temperature will be determined by the heat sinking conditions. Sufficient heat sinking must be provided to keep the case temperature within safe bounds given the power dissipated and ambient temperature. See Applications Note AN-83 for further details.

## SAFE OPERATING AREA (SOA)

The safe area plot provides a comprehensive summary of the power handling limitations of a power amplifier, including maximum current, voltage and power as well as the secondary breakdown region (see Figure 1). It shows the allowable output current as a function of the power supply to output voltage differential (voltage across the conducting power device). See Applications Note AN-123 for details on SOA.




FIGURE 1. Safe Operating Area.

## Very-High Current—High Power OPERATIONAL AMPLIFIER

### FEATURES

- WIDE SUPPLY RANGE:  $\pm 10V$  to  $\pm 50V$
- HIGH OUTPUT CURRENT: 15A peak
- CLASS A/B OUTPUT STAGE: Low distortion
- VOLTAGE-CURRENT LIMIT PROTECTION CIRCUIT
- SMALL TO-3 PACKAGE

### APPLICATIONS


- SERVO AMPLIFIER
- MOTOR DRIVER
- SYNCRO EXCITATION
- AUDIO AMPLIFIER
- TEST PIN DRIVER

### DESCRIPTION

The OPA512 is a high voltage, very-high current operational amplifier designed to drive a wide variety of resistive and reactive loads. Its complementary class A/B output stage provides superior performance in applications requiring freedom from cross-over distortion. User-set current limit circuitry provides protection to the amplifier and load in fault conditions. A resistor-programmable voltage-current limiter circuit may be used to further protect the amplifier from damaging conditions.

The OPA512 employs a laser-trimmed monolithic integrated circuit to bias the output transistors, providing excellent low-level signal fidelity and high output voltage swing. The reduced internal parts count made possible with this monolithic IC improves performance and reliability.

This hybrid integrated circuit is housed in a hermetically-sealed TO-3 package and all circuitry is electrically-isolated from the case. This allows direct mounting to a chassis or heat sink without cumbersome insulating hardware and provides optimum heat transfer.



# SPECIFICATIONS

## ELECTRICAL

At  $T_c = +25^\circ\text{C}$  and  $V_s = \pm 40\text{VDC}$  unless otherwise noted.

PARAMETER	CONDITIONS	OPA512BM			OPA512SM			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT</b>								
<b>OFFSET VOLTAGE</b> Initial Offset vs Temperature vs Supply Voltage vs Power	Specified temp. range		$\pm 2$ $\pm 10$ $\pm 30$ $\pm 20$	$\pm 6$ $\pm 65$ $\pm 200$		$\pm 1$ * *	$\pm 3$ $\pm 40$ *	mV $\mu\text{V}/^\circ\text{C}$ $\mu\text{V/V}$ $\mu\text{V/W}$
<b>BIAS CURRENT</b> Initial vs Temperature vs Supply Voltage	Specified temp. range		12 $\pm 50$ $\pm 10$	30 400		10 *	20 *	nA $\text{pA}/^\circ\text{C}$ $\text{pA/V}$
<b>OFFSET CURRENT</b> Initial vs Temperature	Specified temp. range		$\pm 12$ $\pm 50$	$\pm 30$		$\pm 5$ *	$\pm 10$	nA $\text{pA}/^\circ\text{C}$
<b>INPUT IMPEDANCE, DC</b>			200			*		M $\Omega$
<b>INPUT CAPACITANCE</b>			3			*		pF
<b>VOLTAGE RANGE</b> Common-Mode Voltage Common-Mode Rejection	Specified temp. range Specified temp. range	$\pm( V_s  - 5)$	$\pm( V_s  - 3)$		*	*		V dB
<b>GAIN</b>								
Open-Loop Gain at 10Hz	1k $\Omega$ load Specified temp. range, 8 $\Omega$ load			110 108		*		dB dB
Gain-Bandwidth Product, 1MHz	8 $\Omega$ load		4			*		MHz
Power Bandwidth	8 $\Omega$ load	13	20		*	*		kHz
Phase Margin	Specified temp. range, 8 $\Omega$ load		20			*		Degrees
<b>OUTPUT</b>								
Voltage Swing <sup>(1)</sup>	BM at 10A, SM at 15A Specified temp. range, $I_o = 80\text{mA}$ $I_o = 5\text{A}$	$\pm( V_s  - 6)$ $\pm( V_s  - 5)$ $\pm( V_s  - 5)$				$\pm( V_s  - 7)$ * *		V V V
Current, Peak		10				15		A
Settling Time to 0.1%	2V step		2			*		$\mu\text{s}$
Slew Rate		2.5	4			*		V/ $\mu\text{s}$
Capacitive Load	Specified temp. range, $G = 1$ Specified temp. range, $G > 10$			1.5			*	nF
<b>POWER SUPPLY</b>								
Voltage	Specified temp. range	$\pm 10$	$\pm 40$	$\pm 45$	*	*	$\pm 50$	V
Current, Quiescent			25	50		*	35	mA
<b>THERMAL</b>								
<b>RESISTANCE</b> AC Junction to Case <sup>(3)</sup>	$T_c = -55^\circ\text{C}$ to $+125^\circ\text{C}$ , $f > 60\text{Hz}$		0.8	0.9		*	*	$^\circ\text{C/W}$
DC Junction to Case	$T_c = -55^\circ\text{C}$ to $+125^\circ\text{C}$		1.25	1.4		*	*	$^\circ\text{C/W}$
Junction to Air	$T_c = -55^\circ\text{C}$ to $+125^\circ\text{C}$		30			*	*	$^\circ\text{C/W}$
<b>TEMPERATURE RANGE</b> , specified	$T_c$	-25		+85	-55		+125	$^\circ\text{C}$













\*Specification same as OPA512BM.

NOTES: (1)  $+V_s$  and  $-V_s$  denote the positive and negative supply voltage respectively. Total  $V_s$  is measured from  $+V_s$  to  $-V_s$ . (2) SOA = Safe Operating Area. (3) Rating applies if the output current alternates between both output transistors at a rate faster than 60Hz.



# TYPICAL PERFORMANCE CURVES

$T_A = 25^\circ\text{C}$ ,  $V_S = \pm 40\text{VDC}$  unless otherwise noted.



# APPLICATIONS INFORMATION

## POWER SUPPLIES

Specifications for the OPA512 are based on a nominal operating voltage of  $\pm 40V$ . A single power supply or unbalanced supplies may be used as long as the maximum total operating voltage (total of  $+V_S$  and  $-V_S$ ) is not greater than 90V (100V for "S" grade version).

## CURRENT LIMITS

Current limit resistors must be provided for proper operation. Independent positive and negative current limit values may be selected by choice of  $R_{CL+}$  and  $R_{CL-}$  respectively. Resistor values are calculated by:

$$R_{CL} = 0.65 / I_{LIM} \text{ (amps)} - 0.007$$

This is the nominal current limit value at room temperature. The maximum output current decreases at high temperature as shown in the typical performance curve. Most wire-wound resistors are satisfactory, but some highly inductive types may cause loop stability problems. Be sure to evaluate performance with the actual resistors to be used in production.

## HEAT SINKING

Power amplifiers are rated by case temperature (not ambient temperature). The maximum allowable power dissipation is a function of the case temperature as shown in the power derating curve. Load characteristics, signal conditions, and power supply voltage determine the power dissipated by the amplifier. The case temperature will be determined by the heat sinking conditions. Sufficient heat sinking must be provided to keep the case temperature within safe bounds given the power dissipated and ambient temperature. See Applications Note AN-83 for further details.

## SAFE OPERATING AREA (SOA)

The safe area plot provides a comprehensive summary of the power handling limitations of a power amplifier, including maximum current, voltage and power as well as the secondary breakdown region (see Figure 1). It shows the allowable output current as a function of the power supply to output voltage differential (voltage across the conducting power device). See Applications Note AN-123 for details on SOA.

## VOLTAGE-CURRENT LIMITER CIRCUITRY

The voltage-current (V-I) limiter circuit provides a means to protect the amplifier from SOA damage such as a




FIGURE 1. Safe Operating Area.

short circuit to ground, yet allows high output currents to flow under normal load conditions. Sensing both the output current and the output voltage, this limiter circuit increases the current limit value as the output voltage approaches the power supply voltage (where power dissipation is low). This type of limiting is achieved by connecting pin 7 through a programming resistor to ground. The V-I limiter circuit is governed by the equation:

$$I_{LIMIT} = \frac{0.65 + \frac{0.28 V_O}{20 + R_{VI}}}{R_{CL} + 0.007}$$

where:

$I_{LIMIT}$  is the maximum current available at a given output voltage.

$R_{VI}$  is the value ( $k\Omega$ ) of the resistor from pin 7 to ground.

$R_{CL}$  is the current limit resistor in ohms.

$V_O$  is the instantaneous output voltage in volts.

Reactive or EMF generating loads may produce unusual (perhaps undesirable) waveforms with the V-I limit circuit driven into limit. Since current peaks in a reactive load do not align with the output voltage peaks, the output waveform will not appear as a simple voltage-limited waveform. Response of the load to the limiter, in fact, may produce a "backfire" reaction producing unusual output waveforms.



# OPA600

## Fast-Settling Wideband OPERATIONAL AMPLIFIER

### FEATURES

- **FAST SETTTLING:** 80ns to  $\pm 0.1\%$   
115ns to  $\pm 0.01\%$
- **FULL DIFFERENTIAL FET INPUT**
- **-25°C to +85°C AND  
-55°C to +125°C TEMPERATURE RANGES**
- **$\pm 10V$  OUTPUT; 200mA**
- **GAIN BANDWIDTH PRODUCT: 5GHz**

### APPLICATIONS

- **VOLTAGE CONTROLLED OSCILLATOR DRIVER**
- **LARGE SIGNAL, WIDEBAND DRIVERS**
- **HIGH SPEED D/A CONVERTER OUTPUT AMPLIFIER**
- **VIDEO PULSE AMPLIFIER**

### DESCRIPTION


The OPA600 is a wideband operational amplifier specifically designed for fast settling to  $\pm 0.01\%$  accuracy. It is stable, easy to use, has good phase margin with minimum overshoot, and it has excellent DC performance. It utilizes an FET input stage to give low input bias current. Its DC stability over temperature is outstanding. The slew rate exceeds  $400V/\mu s$ . All of this combines to form an outstanding amplifier for large and small signals. form an outstanding amplifier for large and small signals.

High accuracy with fast settling time is achieved by using a high open-loop gain which provides the accuracy at high frequencies. The thermally balanced design maintains this accuracy without droop or

thermal tail. External frequency compensation allows the user to optimize the settling time for various gains and load conditions.

The OPA600 is useful in a broad range of video, high speed test circuits and ECM applications. It is particularly well suited to operate as a voltage controlled oscillator (VCO) driver. It makes an excellent digital-to-analog converter output amplifier. It is a workhorse in test equipment where fast pulses, large signals, and  $50\Omega$  drive are important. It is a good choice for sample/holds, integrators, fast waveform generators, and multiplexers.

The OPA600 is specified over the industrial temperature range (OPA600BM, CM) and military temperature range (OPA600SM, TM). The OPA600 is housed in a welded, hermetic metal package.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

# SPECIFICATIONS

## ELECTRICAL


At  $V_{CC} = \pm 15\text{VDC}$  and  $T_A = +25^\circ\text{C}$  unless otherwise specified.

PARAMETER	CONDITIONS	OPA600CM, TM <sup>(1)</sup>			OPA600BM, SM			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>OUTPUT</b>								
Voltage	$R_L = 2\text{k}\Omega$ $R_L = 50\Omega^{(2)}$	$\pm 10$ $\pm 9$			*	*		V
Current	$R_L = 50\Omega^{(2)}$	$\pm 180$	$\pm 200$		*	*		mA
Current Pulse	$R_L = 50\Omega^{(3)}$	$\pm 180$	$\pm 200$		*	*		mA
Resistance	Open loop DC		75		*	*		$\Omega$
Short-Circuit Current	To COMMON only, $I_{MAX} = 1\text{s}^{(4)}$		250	300		*	*	mA
<b>DYNAMIC RESPONSE</b>								
Settling Time <sup>(5)</sup> : to $\pm 0.01\%$ ( $\pm 1\text{mV}$ ) to $\pm 0.1\%$ ( $\pm 10\text{mV}$ ) to $\pm 1\%$ ( $\pm 100\text{mV}$ )	$\Delta V_{OUT} = 10\text{V}$		100	125		*	*	ns
	$\Delta V_{OUT} = 10\text{V}$		80	105		*	*	ns
	$\Delta V_{OUT} = 10\text{V}$		70	95		*	*	ns
Gain-Bandwidth Product (open-loop)	$C_C = 0\text{pF}$ , $G = 1\text{V/V}$		150		*	*		MHz
	$C_C = 0\text{pF}$ , $G = 10\text{V/V}$		500		*	*		MHz
	$C_C = 0\text{pF}$ , $G = 100\text{V/V}$		1.5		*	*		GHz
	$C_C = 0\text{pF}$ , $G = 1000\text{V/V}$		5		*	*		GHz
	$C_C = 0\text{pF}$ , $G = 10,000\text{V/V}$		10		*	*		GHz
Bandwidth ( $-3\text{dB}$ small signal) <sup>(6)</sup>	$G = +1\text{V/V}$		125		*	*		MHz
	$G = -1\text{V/V}$		90		*	*		MHz
	$G = -10\text{V/V}$		95		*	*		MHz
	$G = -100\text{V/V}$		20		*	*		MHz
	$G = -1000\text{V/V}$		6		*	*		MHz
	Over Temperature		?		*	*		MHz
Full Power Bandwidth	$V_{OUT} = \pm 5\text{V}$ , $G = -1\text{V/V}$ , $C_C = 3.3\text{pF}$ , $R_L = 100\Omega$		?		*	*		MHz
Slew Rate	$V_{OUT} = \pm 5\text{V}$ , $G = -1000\text{V/V}$ , $C_C = 0\text{pF}$ , $R_L = 100\Omega$		400	500		*	*	V/ $\mu\text{s}$
	$V_{OUT} = \pm 5\text{V}$ , $G = -1\text{V/V}^{(4)}$		400	440		*	*	V/ $\mu\text{s}$
Phase Margin	$G = -1\text{V/V}$ , $C_C = 3.3\text{pF}$		40			*	*	Degrees
<b>GAIN</b>								
Open-Loop Voltage Gain	$f = \text{DC}$ , $R_L = 2\text{k}\Omega$ , $T_A = +25^\circ\text{C}$	86	94		*	*		dB
<b>INPUT</b>								
Offset Voltage <sup>(7)</sup>	$T_A = +25^\circ\text{C}$		$\pm 1$	$\pm 4$		$\pm 2$	$\pm 5$	mV
	$T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$			$\pm 5$			$\pm 10$	mV
	$T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$				$\pm 6$			$\pm 15$
Offset Voltage Drift	$T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$			$\pm 20$			$\pm 80$	$\mu\text{V}/^\circ\text{C}$
	$T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$			$\pm 20$			$\pm 100$	$\mu\text{V}/^\circ\text{C}$
Bias Current	$T_A = +25^\circ\text{C}$		-20	-100		*	*	pA
	$T_A = +25^\circ\text{C}$ to $+125^\circ\text{C}$		-20	-100		*	*	nA
Offset Current	$T_A = +25^\circ\text{C}$		20			*	*	pA
	$T_A = +55^\circ\text{C}$ to $+125^\circ\text{C}$		20			*	*	nA
Power Supply Rejection Ratio Common-Mode Voltage Range Common-Mode Rejection Ratio Impedance Voltage Noise	$V_{CC} = \pm 15\text{V}$ , $\pm 1\text{V}$		-10	200	500	*	*	$\mu\text{V/V}$
	$V_{CM} = -5\text{V}$ to $+5\text{V}$		60	80	+7	*	*	V
	Differential and Common-Mode			$10^{11} \parallel 2$		*	*	dB
	10kHz Bandwidth			20		*	*	$\Omega \parallel \text{pF}$ nV/ $\sqrt{\text{Hz}}$
<b>POWER SUPPLY</b>								
Rated ( $V_{CC}$ )			$\pm 9$	$\pm 15$		*	*	VDC
Operating Range				$\pm 16$		*	*	VDC
Quiescent Current				$\pm 30$	$\pm 38$		*	mA
<b>TEMPERATURE RANGE (Ambient)</b>								
Operating: BM, CM SM, TM		-25		+85	*	*	*	$^\circ\text{C}$
		-55		+125	*	*	*	$^\circ\text{C}$
		-65		+150	*	*	*	$^\circ\text{C}$
Storage			30		*	*	*	$^\circ\text{C/W}$
$\theta_{JC}$ , (junction to case)			35		*	*	*	$^\circ\text{C/W}$
$\theta_{CA}$ , (case to ambient)					*	*	*	$^\circ\text{C/W}$

\*Specification same as OPA600CM, TM.

NOTES: (1) BM, CM grades:  $-25^\circ\text{C}$  to  $+85^\circ\text{C}$ . SM, TM grades:  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ . (2) Pin 9 connected to  $+V_{CC}$ , pin 7 connected to  $-V_{CC}$ . Observe power dissipation ratings. (3) Pin 9 and pin 7 open. Single pulse  $t = 100\text{ns}$ . Observe power dissipation ratings. (4) Pin 9 and pin 7 open. See section on Current Boost. (5)  $G = -1\text{V/V}$ . Optimum settling time and slew rate achieved by individually compensating each device. Refer to section on Compensation. (6) Frequency compensation as discussed in section on Compensation. (7) Adjustable to zero.






## ORDERING INFORMATION

Model	Temperature Range (°C)	Voltage Offset Drift (μV/°C)
OPA600BM	-25 to +85	±80
OPA600CM	-25 to +85	±20
OPA600SM	-55 to +125	±10
OPA600TM	-25 to +125	±20

## CONNECTION DIAGRAM





## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>


Supply Voltage, +V <sub>CC</sub> to -V <sub>CC</sub> .....	±17
Power Dissipation, At T <sub>Case</sub> +125°C <sup>(2)</sup> .....	1.6W
Input Voltage: Differential .....	±V <sub>CC</sub>
Common-Mode .....	±V <sub>CC</sub>
Output Short Circuit Duration to Common .....	<5sec
Temperature: Pin (soldering, 20sec) .....	+300°C
Junction <sup>(1)</sup> , T <sub>J</sub> .....	+175°C
Temperature Range: Storage .....	-65°C to +150°C
Operating (case) .....	-55°C to +125°C

NOTES: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability. (2) Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF.

## TYPICAL PERFORMANCE CURVES

Typical at T<sub>A</sub> = +25°C and ±V<sub>CC</sub> = 15VDC, unless otherwise specified.





## INSTALLATION AND OPERATION

### WIRING PRECAUTIONS

The OPA600 is a wideband, high frequency operational amplifier with a gain-bandwidth product exceeding 5GHz. This capability can be realized by observing a few wiring precautions and using high frequency layout techniques. In general, all printed circuit board conductors should be wide to provide low resistance, low impedance signal paths and should be as short as possible. The entire physical circuit should be as small as is practical. Stray capacitances should be minimized, especially at high impedance nodes, such as the input terminals of the amplifier and compensation pins. Stray signal coupling from the output to the input should be minimized. All circuit element leads should be as short as possible and low values of resistance should be used. This will give the best circuit performance as it will minimize the time constants formed with the circuit capacitances and will eliminate stray, unwanted tuned circuits.

Grounding is the most important application consideration for the OPA600, as it is with all high frequency circuits. Ultra-high frequency transistors are used in the design of the OPA600 and oscillations at frequencies of 500MHz and above can be stimulated if good grounding

techniques are not used. A ground plane is highly recommended. It should connect all areas of the pattern side of the printed circuit that are not otherwise used. The ground plane provides a low resistance, low inductance common return path for all signal and power returns. The ground plane also reduces stray signal pickup.

Point-to-point wiring is not recommended. However, if point-to-point wiring is used, a single-point ground should be used. The input signal return, the load signal return and the power supply common should all be connected at the same physical point. This eliminates common current paths or ground loops which can cause unwanted feedback.

Each power supply lead should be bypassed to ground as near as possible to the amplifier pins. A  $1\mu F$  CS13 tantalum capacitor is recommended. A parallel  $0.01\mu F$  ceramic may be added if desired. This is especially important when driving high current loads. Properly bypassed and modulation-free power supply lines allow full amplifier output and optimum settling time performance.

OPA600 circuit common is connected to pins 1 and 13; these pins should be connected to the ground plane. The input signal return, load return, and power supply common should also be connected to the ground plane.

The case of the OPA600 is internally connected to circuit common, and as indicated above, pins 1 and 13 should be connected to the ground plane. Ideally, the case should be mechanically connected to the ground plane for good thermal transfer, but because this is difficult in practice, the OPA600 should be fully inserted into the printed circuit board with the case very close to the ground plane to make the best possible thermal connection. If the case and ground plane are physically connected or are in close thermal proximity, the ground plane will provide heat sinking which will reduce the case temperature rise. The minimum OPA600 pin length will minimize lead inductance, thereby maximizing performance.

## COMPENSATION

The OPA600 uses external frequency compensation so that the user may optimize the bandwidth or settling time for his particular application. Several performance curves aid in the selection of the correct compensations capacitance value. The Bode plot shows amplitude and phase versus frequency for several values of compensation. A related curve shows the recommended compensation capacitance versus closed-loop gain.

Figure 1 shows a recommended circuit schematic. Component values and compensation for amplifiers with several different closed-loop gains are shown. This circuit will yield the specified settling time. Because each device is unique and slightly different, as is each user's circuit, optimum settling time will be achieved by individually compensating each device in its own circuit, if desired. A 10% to 20% improvement in settling time has been experienced from the values indicated in the Electrical Specifications table.




FIGURE 1. Recommended Amplifier Circuits and Frequency Compensation.

The primary compensation capacitors are C<sub>1</sub> and C<sub>2</sub> (see Figure 1). They are connected between pins 4 and 5 and between pins 11 and 14. Both C<sub>1</sub> and C<sub>2</sub> should be the same value. As Figure 1 and the performance curves show, larger closed-loop configurations require less capacitance and improved gain-bandwidth product can be realized. Note that no compensation capacitor is required for closed-loop gains equal to or above 100V/V. If upon initial application the user's circuit is unstable, and remains so after checking for proper bypassing, grounding, etc., it may be necessary to increase the compensation slightly to eliminate oscillations. Do not over-compensate. It should not be necessary to increase C<sub>1</sub> and C<sub>2</sub> beyond 10pF to 15pF. It may also be necessary to individually optimize C<sub>1</sub> and C<sub>2</sub> for improved performance.

The flat high frequency response of the OPA600 is preserved and high frequency peaking is minimized by connecting a small capacitor in parallel with the feedback resistor (see Figure 1). This capacitor compensates for the closed-loop, high frequency, transfer function zero that results from the time constant formed by the input capacitance of the amplifier, typically 2pF, and the input and feedback resistors. The selected compensation capacitor may be a trimmer, a fixed capacitor or a planned PC board capacitance. The capacitance value is strongly dependent on circuit layout and closed-loop gain. It will typically be 2pF for a clean layout using low resistances (1kΩ) and up to 10pF for circuits using larger resistances. Using small resistor values will preserve the phase margin and avoid peaking by keeping the break frequency of this zero sufficiently high. When high closed-loop gains are required, a three-resistor attenuator is recommended to avoid using a large value resistor with its long time constant.

## CAPACITIVE LOADS

The OPA600 will drive large capacitive loads (up to 100pF) when properly compensated and settling times of under 150ns are achievable. The effect of a capacitive load is to decrease the phase margin of the amplifier, which may cause high frequency peaking or oscillations. A solution is to increase the compensation capacitance, somewhat slowing the amplifier's ability to respond. The recommended compensation capacitance value as a function of load capacitance is shown in Figure 2. (Use two capacitors, each with the value indicated.) Alternately, without increasing the OPA600's compensation capacitance, the capacitive load may be buffered by connecting a small resistance, usually 5Ω to 50Ω, in series with the Output, pin 8.

For very-large capacitive loads, greater than 100pF, it will be necessary to use doublet compensation. Refer to Figure 3 and discussion on slew rate. This places the dominant pole at the input stage. Settling time will be approximately 50% slower; slew rate should increase. Load capacitance should be minimized for optimum high frequency performance.

Because of its large output capability, the OPA600 is particularly well suited for driving loads via coaxial




FIGURE 2. Capacitive Load Compensation and Response.

cables. Note that the capacitance of coaxial cable (29pF/foot of length for RG-58) will not load the amplifier when the coaxial cable or transmission line is terminated in its characteristic impedance.

### SETTLING TIME

Settling time is defined as the total time required, from the input signal step, for the output to settle to within the specified error band around the final value. This error band is expressed as a percentage of the magnitude of the output transition, a 10V step.

Settling time is a complete dynamic measure of the OPA600's total performance. It includes the slew rate time, a large signal dynamic parameter, and the time to accurately reach the final value, a small signal parameter that is a function of bandwidth and open-loop gain. Performance curves show the OPA600 settling time to  $\pm 1\%$ ,  $\pm 0.1\%$ , and  $\pm 0.01\%$ . The best settling time is achieved in low closed-loop gain circuits.

Settling time is dependent upon compensation. Under-compensation will result in small phase margin, overshoot or instability. Over-compensation will result in poor settling time.

Figure 1 shows the recommended compensation to yield the specified settling time. Improved or optimum settling time may be achieved by individually compensating each device in the user's circuit since individual devices vary slightly from one to another, as do user's circuits.

### SLEW RATE

Slew rate is primarily an output, large signal parameter. It has virtually no dependence upon the closed-loop gain or small signal bandwidth. Slew rate is dependent upon compensation and decreasing the compensation capacitor value will increase the available slew rate as shown in the performance curve.

The OPA600 slew rate may be increased by using an alternate compensation as shown in Figure 3. The slew rate will increase between 700 and 800V/ $\mu$ s typical, with 0.01% settling time increasing to between 175 and 190ns typical, and 0.1% settling time increasing to between 110 and 120ns typical.




FIGURE 3. Amplifier Circuit for Increased Slew Rate.

For alternate doublet compensation refer to Figure 3. For a closed-loop gain equal to  $-1$ , delete  $C_1$  and  $C_2$  and add a series RC circuit ( $R = 22\Omega$ ,  $C = 0.01\mu\text{F}$ ) between pins 14 and 4. Make no connections to pins 11 and 5. Absolutely minimize the capacitance to these pins. If a connector is used for the OPA600, it is recommended that sockets for pins 11 and 5 be removed. For a PC board mount, it is recommended that the PC board holes be overdrilled for pins 11 and 5 and adjacent ground plane copper be removed. Effectively this compensation places the dominant pole at the input stage, allowing the output stage to have no compensation and to slew as fast as possible. Bandwidth and settling time are impaired only slightly. For closed-loop gains other than  $-1$ , different values of R and C may be required.

### OFFSET ADJUSTMENT

The offset voltage of the OPA600 may be adjusted to zero by connecting a 5k $\Omega$  resistor in series with a 10k $\Omega$  linear potentiometer in series with another 5k $\Omega$  resistor between pins 2 and 15, as shown in Figure 4. It is important that one end of each of the two resistors be located very close to pins 2 and 15 to isolate and avoid loading these sensitive terminals. The potentiometer should be a small noninductive type with the wiper connected to the positive supply. The leads connecting these components should be short, no longer than 0.5-inch, to avoid stray capacitance and stray signal pick-up. If the potentiometer must be located away from the immediate vicinity




FIGURE 4. Offset Null Circuit.

ity of the OPA600, extreme care must be observed with the sensitive leads. Locate the two 5kΩ resistors very close to pins 2 and 15.

Never connect +V<sub>CC</sub> directly to pin 2 or 15. Do not attempt to eliminate the 5kΩ resistors because at extreme rotation, the potentiometer will directly connect +V<sub>CC</sub> to pin 2 or 15 and permanent damage will result.

Offset voltage adjustment is optional. The potentiometer and two resistors are omitted when the offset voltage is considered sufficiently low for the particular application. For each microvolt of offset voltage adjusted, the offset voltage temperature sensitivity will change by ±0.004μV/°C.

### CURRENT BOOST

External ability to bypass the internal current limiting resistors has been provided in the OPA600. This is referred to as current boost. Current boost enables the OPA600 to deliver large currents into heavy loads (±200mA at ±10V). To bypass the resistors and activate the current boost, connect pin 7 to -V<sub>CC</sub> at pin 6 with a short lead to minimize lead inductance and connect pin 9 to +V<sub>CC</sub> at pin 12 with a short lead.

**CAUTION**—Activating current boost by bypassing the internal current limiting resistors can permanently damage the OPA600 under fault conditions. See section on short circuit protection.

Not activating current boost is especially useful for initial breadboarding. The 50Ω (±5%) current limiting resistor in the collector circuit of each of the output transistors causes the output transistors to saturate; this limits the power dissipation in the output stage in case of a fault. Operating with the current boost not activated may also be desirable with small-signal outputs (i.e., ±1V) or when the load current is small.

Each resistor is internally capacitively-bypassed (0.01μF, ±20%) to allow the amplifier to deliver large pulses of current, such as to charge diode junctions or circuit capacitance and still respond quickly. The length of time that

the OPA600 can deliver these current pulses is limited by the RC time constant.

The internal voltage drops, output voltage available, power dissipation, and maximum output current can be determined for the user's application by knowing the load resistance and computing:

$$V_{OUT} = 14 [R_{LOAD} \div (50 + R_{LOAD})]$$

This applies for R<sub>LOAD</sub> less than 100Ω and the current boost not activated. When R<sub>LOAD</sub> is large, the peak output voltage is typically ±11V, which is determined by other factors within the OPA600.

### SHORT-CIRCUIT PROTECTION

The OPA600 is short-circuit-protected for momentary short to common (<5s), typical of those encountered when probing a circuit during experimental breadboarding or troubleshooting. This is true only if pins 7 and 9 are open (current boost not activated). An internal 50Ω resistor is in series with the collector of each of the output transistors, which under fault conditions will cause the output transistors to saturate and limit the power dissipation in the output stage. Extended application of an output short can damage the amplifier due to excessive power dissipation.

The OPA600 is not short-circuit-protected when the current boost is activated. The large output current capability of the OPA600 will cause excessive power dissipation and permanent damage will result even for momentary shorts to ground.

Output shorts to either supply will destroy the OPA600 whether the current boost is activated or not.

### HEAT SINKING AND POWER DISSIPATION

The OPA600 is intended as a printed circuit board mounted device, and as such does not require a heat sink. It is specified for ambient temperature operation from -55°C to +125°C. However, the power dissipation must be kept within safe limits. At extreme temperature and under full load conditions, some form of heat sinking will be necessary. The use of a heat sink, or other heat dissipating means such as proximity to the ground plane, will result in cooler operating temperatures, better temperature performance, and improved reliability.

It may be necessary to physically connect the OPA600 to the printed circuit board ground plane, attach fins, tabs, etc., to dissipate the generated heat. Because of the wide variety of possibilities, this task is left to the user. For all applications it is recommended that the OPA600 be fully inserted into the printed circuit board and that the pin length be short. Heat will be dissipated through the ground plane and the AC performance will be its best.

With a maximum case temperature of +125°C and not exceeding the maximum junction of +175°C, a maximum power dissipation of 600mW is allowed in either output transistor.

## TESTING

For static and low frequency dynamic measurements, the OPA600 may be tested in conventional operational amplifier test circuits, provided proper ground techniques are observed, excessive lead lengths are avoided, and care is maintained to avoid parasitic oscillations. The circuit in Figure 3 is recommended for low frequency functional testing, incoming inspection, etc. This circuit is less susceptible to stray capacitance, excessive lead length, parasitic tuned circuits, changing capacitive loads, etc. It does not yield optimum settling time. We recommend placing a resistor (approximately  $300\Omega$ ) in series with each piece of test equipment, such as a DVM, to isolate loading effects on the the OPA600.

To realize the full performance capabilities of the OPA600, high frequency techniques must be employed and the test fixture must not limit the amplifier. Settling time is the most critical dynamic test and Figure 5 shows a recommended OPA600 settling time test circuit schematic. Good grounding, truly square drive signals, minimum stray coupling, and small physical size are important.

The input pulse generator must have a flat topped, fast settling pulse to measure the true settling time of the amplifier. A circuit that generates a  $\pm 5V$  flat topped pulse is shown in Figure 6.




FIGURE 5. Settling Time and Slew Rate Test Circuit.




FIGURE 6. Flat Top Pulse Generator.



# OPA605

## Wideband - Fast Settling OPERATIONAL AMPLIFIER

### FEATURES

- FAST SETTLING - 500nsec max to 0.1%
- WIDE BANDWIDTH - 200MHz Gain - Bandwidth Product
- FAST SLEWING - 300V/ $\mu$ sec slew rate,  $A_{CL} \geq 50$
- LARGE OUTPUT CURRENT -  $\pm 30$ mA min at  $\pm 10$ V
- HIGH GAIN - 80dB min at  $\pm 30$ mA output
- LOW VOLTAGE OFFSET AND DRIFT - 500 $\mu$ V max, 5 $\mu$ V/ $^{\circ}$ C max

### APPLICATIONS

- PULSE AMPLIFIERS
- FAST D/A CONVERTERS
- LINE DRIVERS
- WAVEFORM GENERATORS
- HIGH SPEED TEST EQUIPMENT

### DESCRIPTION


The OPA605 is designed to offer a well balanced set of both AC and DC specifications. Versatility in fast settling, wideband and steady state AC applications is provided by the use of a single external compensation capacitor. This allows the user to optimize speed and stability for any particular application.

The full  $\pm 30$ mA guaranteed minimum output current (at  $\pm 10$ V) allows the user to realize the high speed features of the OPA605. Unlike most integrated circuit wideband amplifiers additional current boost-

er circuitry is not needed for most applications.

The 500nsec max to 0.1% settling time specification is guaranteed with a load of 500 $\Omega$  and 100pF. Also the open-loop gain is guaranteed at the full  $\pm 30$ mA output.

In addition to the excellent wideband and fast settling characteristics, the OPA605 also offers outstanding DC performance. Offset voltages are as low as 500 $\mu$ V max and offset voltage drift versus temperature of only 5 $\mu$ V/ $^{\circ}$ C max is available.



# SPECIFICATIONS

## ELECTRICAL

Specifications at  $T_A = +25^\circ\text{C}$  and  $\pm V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.

MODEL	CONDITION	OPA605H/OPA605A			OPA605J/OPA605B			OPA605K/OPA605C			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>OPEN-LOOP GAIN, DC</b>											
Full Load	$V_o = \pm 10\text{V}; R_L = 330\Omega$	80	96		*	*		*	*		dB
No Load	$V_o = \pm 10\text{V}; R_L \geq 10\text{k}\Omega$		102		*	*		*	*		dB
<b>RATED OUTPUT</b>											
Voltage	$I_o = \pm 30\text{mA}$	$\pm 10$	$\pm 12$		*	*		*	*		V
Current	$V_o = \pm 10\text{V}$	$\pm 30$	$\pm 50$		*	*		*	*		mA
Output Resistance	Open Loop		200		*	*		*	*		$\Omega$
Short Circuit Current	Internal Limits <sup>(1)</sup>	$\pm 30$	$\pm 50$	$\pm 80$	*	*	*	*	*	*	mA
Capacitive Load <sup>(2)</sup>	$ACL = -1, C_C = 20\text{pF}$	500			*	*		*	*		pF
<b>DYNAMIC RESPONSE</b>											
Gain-Bandwidth Product	$ACL = 1000, C_C = 0$		200		*	*		*	*		MHz
	$ACL = -1, C_C = 20\text{pF}$		20		*	*		*	*		MHz
Slew Rate	$R_L = 330\Omega, V_o = 0$ to $+10\text{V}$ , $0$ to $-10\text{V}$		300		*	*		*	*		V/ $\mu\text{sec}$
	$ACL \geq 50, C_C = 0$	80	94		*	*		*	*		V/ $\mu\text{sec}$
	$ACL = -1, C_C = 20\text{pF}$				*	*		*	*		MHz
Full Power Bandwidth	$R_L = 330\Omega, V_o = \pm 10\text{V}$ , $ACL = -1, C_C = 20\text{pF}$	1.3	1.5		*	*		*	*		MHz
Settling Time, $A_v = -1$ <sup>(3)</sup>	$R_L = 330\Omega, V_o = \pm 10\text{V}$ , $C_C = 20\text{pF}, R_L = 500\Omega$ , $C_L = 100\text{pF}, V_o = 0$ to $+10\text{V}$ , $0$ to $-10\text{V}$		200		*	*		*	*		nsec
			300	500	*	*	*	*	*	*	nsec
			400		*	*	*	*	*	*	nsec
			0	20	*	*	*	*	*	*	%
Small-Signal Overshoot	$A_v = -1, C_C = 20\text{pF}, R_L = 500\Omega$ , $C_L = 100\text{pF}$				*	*	*	*	*	*	%
<b>INPUT OFFSET VOLTAGE</b>											
Initial Offset	$T_A = +25^\circ\text{C}$		$\pm 0.25$	$\pm 1.0$		*	$\pm 0.5$		*	$\pm 0.5$	mV
vs Temperature	$T_L$ to $T_H$			$\pm 25$		*	$\pm 10$		*	$\pm 5$	$\mu\text{V}/^\circ\text{C}$
vs Supply Voltage			$\pm 30$	$\pm 200$		*	*		*	*	$\mu\text{V}/\text{V}$
Adjustment Range <sup>(4)</sup>	Circuit in "Connection Diagram"		$\pm 9$			*	*		*	*	mV
<b>INPUT BIAS CURRENT</b>											
Initial Bias	$T_A = +25^\circ\text{C}, V_{CM} = 0$		-10	-35		*	*		*	*	pA
vs Temperature	$T_L$ to $T_H$		Note 5			*	*		*	*	pA/V
vs Supply Voltage			0.2			*	*		*	*	pA/V
vs $V_{CM}$			Note 6			*	*		*	*	pA/V
<b>INPUT DIFFERENCE CURRENT</b>											
Initial Difference	$T_A = +25^\circ\text{C}, V_{CM} = 0$		$\pm 2$			*	*		*	*	pA
vs Temperature			Note 5			*	*		*	*	pA/V
vs Supply Voltage			0.05			*	*		*	*	pA/V
<b>VOLTAGE NOISE DENSITY <math>R_S \leq 100\Omega</math></b>											
	$f_o = 10\text{Hz}$		80			*	*		*	*	$\text{nV}/\sqrt{\text{Hz}}$
	$f_o = 100\text{Hz}$		30			*	*		*	*	$\text{nV}/\sqrt{\text{Hz}}$
	$f_o = 1\text{kHz}$		20			*	*		*	*	$\text{nV}/\sqrt{\text{Hz}}$
	$f_o = 10\text{kHz}$		12			*	*		*	*	$\text{nV}/\sqrt{\text{Hz}}$
	$f_o = 100\text{kHz}$		12			*	*		*	*	$\text{nV}/\sqrt{\text{Hz}}$
<b>INPUT IMPEDANCE</b>											
Differential Resistance			$10^{11}$			*	*		*	*	$\Omega$
Capacitance			3			*	*		*	*	pF
Common-Mode Resistance			$10^{11}$			*	*		*	*	$\Omega$
Capacitance			3			*	*		*	*	pF
<b>INPUT VOLTAGE RANGE</b>											
Common-Mode Voltage Range	Linear Operation	$\pm 10$	$\pm 12$		*	*		*	*		V
Common-Mode Rejection		70	90		80	90		80	90		dB
<b>POWER SUPPLY</b>											
Rated Voltage		$\pm 5$	$\pm 15$	$\pm 18$	*	*	*	*	*	*	VDC
Voltage Range	Derated Performance		$\pm 7.2$	$\pm 9$	*	*	*	*	*	*	VDC
Current, Quiescent					*	*	*	*	*	*	mA
<b>TEMPERATURE RANGE</b>											
Specification						*	*	*	*	*	$^\circ\text{C}$
H, J, K Grades	$T_L$ to $T_H$	0		+70	*	*	*	*	*	*	$^\circ\text{C}$
A, B, C Grades	$T_L$ to $T_H$	-25		+85	*	*	*	*	*	*	$^\circ\text{C}$
Operating	Derated Performance	-55		+125	*	*	*	*	*	*	$^\circ\text{C}$
Storage		-65		+150	*	*	*	*	*	*	$^\circ\text{C}$

**NOTES:**

\*Specifications same as for OPA605H/OPA605A. 1. Current limit may be increased with external resistors. 2. Allowable capacitive load depends on several factors. See Compensation section. 3. Settling Time measured in circuit of Figure 4. 4. Adjustment affects voltage drift vs temperature by approximately  $\pm 0.3\mu\text{V}/^\circ\text{C}$  for each  $100\mu\text{V}$  of offset adjusted. 5. Doubles approximately every  $8.5^\circ\text{C}$ . 6. See Typical Performance Curves.



## ABSOLUTE MAXIMUM RATINGS


Supply	±20VDC
Internal Power Dissipation	(1)
Differential Input Voltage(2)	±20VDC
Input Voltage, Either Input(2)	±20VDC
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering 10 seconds)	+300°C
Output Short-Circuit Duration(3)	Continuous
Junction Temperature	+175°C

### NOTES:

- Package must be derated according to details in the Applications Information section.
- For supply voltages less than ±20VDC, the absolute maximum input is equal to the supply voltage.
- Short circuit to ground only. See Short Circuit Protection discussion in the Application Information section.

## MECHANICAL

### METAL PACKAGE—"M"



### NOTES:

- Leads in true position within .010" (.25mm) R at MMC at seating plane.
- Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.860	.880	21.84	22.35
B	.490	.510	12.45	12.95
C	.170	.250	4.32	6.35
D	.016	.021	0.41	0.53
G	.100 BASIC		2.54 BASIC	
H	.115	.155	2.92	3.94
K	.150	.300	3.81	7.62
L	.300 BASIC		7.62 BASIC	
R	.080	.120	2.03	3.05


## PIN CONFIGURATION

- No Internal Connection.
- Optional Frequency Compensation.
- Offset Adjust.
- Inverting Input.
- Noninverting Input.
- V<sub>CC</sub>.
- Optional Short Circuit Adjust.
- Optional Short Circuit Adjust.
- Offset Adjust.
- Output
- V<sub>CC</sub>.
- Frequency Compensation.
- No Internal Connection\*.
- No Internal Connection.
- \*Case on metal package

○14	1○
○13*	2○
○12	3○
○11	4○
○10	5○
○9	6○
○8	7○

Bottom View  
Pin numbers shown for reference only  
Numbers are not marked on package.  
Pin 13 is case on metal unit.


## CONNECTION DIAGRAM



### NOTES:

- Offset voltage adjustment affects voltage drift vs temperature by approximately ±0.3μV/°C for each 100μV of offset adjusted.
- Optional resistors to increase current limits. See Application Information.
- Optional frequency compensation. See Applications Information.

## CERAMIC PACKAGE—"G"



### NOTES:


- Leads in true position within .010" (.25mm) R at MMC at seating plane.
- Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.770	.810	19.56	20.57
B	.480	.500	12.19	12.70
C	.155	.215	3.94	5.46
D	.016	.020	.41	.51
G	.100 BASIC		2.54 BASIC	
H	.080	.110	2.03	2.79
J	.008*	.012	.23	.30
K	.150	.210	3.81	5.33
L	.300 BASIC		7.62 BASIC	
N	.015	.035	.38	.89


# TYPICAL PERFORMANCE CURVES

$T_A = +25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{VDC}$  unless otherwise noted


COMPENSATION CAPACITANCE AND SLEW RATE VS NONINVERTING GAIN




POWER DERATING




AC PARAMETERS VS TEMPERATURE




OPEN-LOOP GAIN VS FREQUENCY




OPEN-LOOP PHASE SHIFT VS FREQUENCY




COMMON-MODE REJECTION VS FREQUENCY




LARGE SIGNAL TRANSIENT RESPONSE




POWER SUPPLY REJECTION VS FREQUENCY




COMMON-MODE REJECTION VS COMMON-MODE VOLTAGE




BIAS CURRENT VS COMMON-MODE VOLTAGE



QUIESCENT CURRENT VS SUPPLY VOLTAGE



OFFSET VOLTAGE VS TIME



# APPLICATION INFORMATION

## SLEW RATE

Slew rate is a large signal output parameter. It is primarily dependent on the compensation capacitor value ( $C_C$ ) and has almost no dependence on changes in the closed loop gain or bandwidth. Typical values of slew rate versus compensation capacitor value are shown in the Typical Performance Curves. Decreasing the compensation capacitance increases the slew rate but reduces the frequency stability of the closed-loop circuit. Stray circuit capacitances may appear as added compensation to the amplifier. Therefore, stray capacitances should be minimized to avoid limiting slew rate performance.

## BANDWIDTH

The closed-loop bandwidth is a small signal parameter. It is dependent on the open-loop frequency response of the op amp (which is determined by the value of the compensation capacitor,  $C_C$ ) and the external closed-loop circuitry applied to the amplifier. Requirements for increased bandwidth and more frequency stability result in opposing constraints on the circuitry and generally the final selection of circuit values represents a compromise between the two needs.

## SETTLING TIME

Settling time is defined as the total time required, measured from the input signal step, for the output to settle to within the specified error band around the final value. The error band is expressed as a percent of the full scale output voltage (10V) and the output transition is from 0V to +10V or 0V to -10V.

Settling time depends on slew rate (discussed above) and the time to reach the final value after the slew portion of the transition is complete. The latter is a function of the closed-loop bandwidth (discussed above) and the closed-loop gain. Thus, settling time is a function of both the open-loop frequency compensation (value of  $C_C$ ) and the particular closed-loop configuration. The best settling time is generally obtained at low gains.

## COMPENSATION

The OPA605 uses external frequency compensation which allows the user to optimize slew rate, bandwidth and settling time for a particular application. As mentioned previously, compensation is normally a compromise between the desired speed and the necessary frequency stability - the higher the speed the lower the value of  $C_C$  and the less stable the circuit. Several of the Typical Performance Curves provide information to aid in the selection of the correct value of compensation capacitor. In addition, several typical circuits show recommended compensation in different applications.

The value of compensation capacitor required for stability is a function of the amount of negative feedback used in the particular application.

This is characterized as  $1/\beta$ , where  $\beta$  is the "feedback factor".  $1/\beta$  is also equal to the gain in noninverting configurations (see figures 2 and 3).




FIGURE 1. Unity Gain Follower.




FIGURE 2. Unity Gain Inverting.




FIGURE 3. Gain of +10V.

The OPA605 may be compensated in either one of two ways. In the primary compensation method,  $C_C$  is connected between pins 10 and 12. Alternately the amplifier may be compensated with  $C_C$  between pins 12 and 2 (see Connection Diagram). Normally the use of  $C_C$  is recommended. The use of  $C_C$  will give lower output impedance at higher frequencies. This can be an advantage in some applications, but the effects are subtle and must be determined empirically.

Improved stability with larger capacitive loads may be obtained by connecting a small resistor (a value of 16 Ohm is recommended) in series with the output (see figures 2 through 4).

Flat high frequency closed-loop frequency response may be preserved and any high frequency peaking reduced by connecting a small capacitor ( $C_f$  in the examples) in parallel with the feedback resistor. This capacitor will compensate for the high frequency closed-loop transfer function zero formed by the capacitance at the amplifier's input and the input and feedback resistors.  $C_f$  may be a trimmer capacitor, a fixed capacitor or a planned printed circuit board capacitance. Typical values range from 0pF to 5pF.

### WIRING PRECAUTIONS

Of all the wiring precautions, grounding is the most important. A good ground plane and good grounding practices should be used. The ground plane should connect all areas of the pattern side of the printed circuit board that are not otherwise used. The ground plane provides a low resistance, low inductance common return path for all signal and power returns.

If point-to-point wiring is used (no ground plane), single point grounding should be used. The input signal return, the load signal return and the power supply common should all be connected at the same physical point. This will eliminate any common current paths or ground loops which could cause signal modulation or unwanted feedback.

Each power supply lead should be bypassed to ground as near as possible to the amplifier pins.

All printed circuit board conductors should be wide to provide low resistance, low inductance connections, and should be as short as possible. In general, the entire physical circuit should be as small as practical. Stray capacitance should be minimized especially at high impedance nodes. Pin 4, the inverting input is especially sensitive to capacitance and all connections to that point must be short.




FIGURE 4. Dynamic Test Circuit.

Input and feedback resistors should be kept as small in value as practical; values less than 5.6k $\Omega$  are recommended. This will minimize performance limitations caused by the time constants formed by these resistors and circuit capacitances.




FIGURE 5. Dynamic Test Circuit Layout.

### SHORT CIRCUIT PROTECTION

Short circuit protection to common is provided by internal current limiting resistors. (Output shorts to either supply can destroy the device.) The current limits may be increased by paralleling the internal resistors with external resistors,  $R_{EXT}$  connected between pins 7 and 10 and pins 8 and 10. The short-circuit current is then  $I_{SC} \approx 0.05 + 0.6 \cdot R_{EXT}$  (in amps). The power derating constraints must be observed when modifying the current limits. Details are given by the thermal model.

### THERMAL MODEL

Figure 6 is the thermal model for the OPA605 where:

- $T_J$  = Junction temperature (output load)
- $T_J^*$  = Junction temperature (no load)
- $T_C$  = Case temperature
- $T_A$  = Ambient temperature
- $\theta_{CA}$  = Thermal resistance, case-to-ambient
- $P_{DQ}$  = Quiescent power dissipation  
 $|+V_{CC}| I_{QUIESCENT} + |-V_{CC}| I_{QUIESCENT}$
- $P_{DX}$  = Power dissipation in the output transistor  
 $= (V_{OUT} - V_{CC}) I_{OUT}$

(In a complementary output stage only one output transistor is conducting current at a time.)




FIGURE 6. Thermal Model.

This model yields a Power Derating curve which is a function of  $P_{DQ}$ . See Typical Performance Curves.



# OPA606

## Wide-Bandwidth *Difet*<sup>®</sup> OPERATIONAL AMPLIFIER

### FEATURES

- WIDE BANDWIDTH, 13MHz typ
- HIGH SLEW RATE, 35V/ $\mu$ sec typ
- LOW BIAS CURRENT, 10pA max at  $T_A = +25^\circ\text{C}$
- LOW OFFSET VOLTAGE, 500 $\mu$ V max
- LOW DISTORTION, 0.0035% typ at 10kHz

### APPLICATIONS


- OPTOELECTRONICS
- DATA ACQUISITION
- TEST EQUIPMENT
- AUDIO AMPLIFIERS

### DESCRIPTION

The OPA606 is a wide-bandwidth monolithic dielectrically-isolated FET (*Difet*<sup>®</sup>) operational amplifier featuring a wider bandwidth and lower bias current than BIFET<sup>®</sup> LF156A amplifiers. Bias current is specified under warmed-up and operating condi-

tions, not at a JUNCTION temperature of  $+25^\circ\text{C}$ . Laser-trimmed thin-film resistors offer improved offset voltage and noise performance. The OPA606 is internally compensated for unity-gain stability.

*Difet*<sup>®</sup> Burr-Brown Corp., Bifet<sup>®</sup> National Semiconductor Corp.



# SPECIFICATIONS

## ELECTRICAL

At  $V_{CC} = \pm 15\text{VDC}$  and  $T_A = + 25^\circ\text{C}$  unless otherwise specified.

PARAMETER	CONDITIONS	OPA606KM/SM			OPA606LM			OPA606KP			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>FREQUENCY RESPONSE</b>											
Gain Bandwidth	Small signal	10	12.5		11	13		9	12		MHz
Full Power Response	20V p-p, $R_L = 2\text{k}\Omega$		515			550			470		kHz
Slew Rate	$V_O = \pm 10\text{V}$ , $R_L = 2\text{k}\Omega$	22	33		25	35		20	30		V/ $\mu\text{sec}$
Settling Time <sup>(1)</sup> : 0.1%	Gain = -1, $R_L = 2\text{k}\Omega$		1.0			1.0			1.0		$\mu\text{sec}$
0.01%	10V step		2.1			2.1			2.1		$\mu\text{sec}$
Total Harmonic Distortion	G = +1, 20V p-p $R_L = 2\text{k}\Omega$ , f = 10kHz		0.0035			0.0035			0.0035		%
<b>INPUT</b>											
<b>OFFSET VOLTAGE<sup>(2)</sup></b>											
Input Offset Voltage	$V_{CM} = 0\text{VDC}$		$\pm 180$	$\pm 1.5\text{mV}$		$\pm 100$	$\pm 500$		$\pm 300$	$\pm 3\text{mV}$	$\mu\text{V}$
Average Drift	$T_A = T_{MIN}$ to $T_{MAX}$		$\pm 5$			$\pm 3$	$\pm 5$		$\pm 10$		$\mu\text{V}/^\circ\text{C}$
Supply Rejection	$V_{CC} = \pm 10\text{V}$ to $\pm 18\text{V}$	82	100	$\pm 79$	90	104	$\pm 6$	$\pm 32$	80	90	dB
<b>BIAS CURRENT<sup>(2)</sup></b>											
Input Bias Current	$V_{CM} = 0\text{VDC}$		$\pm 7$	$\pm 15$		$\pm 5$	$\pm 10$		$\pm 8$	$\pm 25$	pA
<b>OFFSET CURRENT<sup>(2)</sup></b>											
Input Offset Current	$V_{CM} = 0\text{VDC}$		$\pm 0.6$	$\pm 10$		$\pm 0.4$	$\pm 5$		$\pm 1$	$\pm 15$	pA
<b>NOISE</b>											
Voltage, $f_o = 10\text{Hz}$	100% tested (L)		37			30	40		37		$\text{nV}/\sqrt{\text{Hz}}$
100Hz	100% tested (L)		21			20	28		21		$\text{nV}/\sqrt{\text{Hz}}$
1kHz	100% tested (L)		14			13	16		14		$\text{nV}/\sqrt{\text{Hz}}$
10kHz	(3)		12			11	13		12		$\text{nV}/\sqrt{\text{Hz}}$
20kHz	(3)		11			10.5	13		11		$\text{nV}/\sqrt{\text{Hz}}$
$f_b = 10\text{Hz}$ to 10kHz	(3)		1.3			1.2	1.5		1.3		$\mu\text{V rms}$
Current, $f_o = 0.1\text{Hz}$ thru 20kHz	(3)		1.5			1.3	2		1.7		$\text{fA}/\sqrt{\text{Hz}}$
<b>IMPEDANCE</b>											
Differential			$10^{13} \parallel 1$			$10^{13} \parallel 1$			$10^{13} \parallel 1$		$\Omega \parallel \text{pF}$
Common-Mode			$10^{14} \parallel 3$			$10^{14} \parallel 3$			$10^{14} \parallel 3$		$\Omega \parallel \text{pF}$
<b>VOLTAGE RANGE</b>											
Common-Mode Input Range		$\pm 10.5$	$\pm 11.5$		$\pm 11$	$\pm 11.6$		$\pm 10.2$	$\pm 11$		V
Common-Mode Rejection	$V_{IN} = \pm 10\text{VDC}$	80	95		85	96		78	90		dB
<b>OPEN-LOOP GAIN, DC</b>											
Open-Loop Voltage Gain	$R_L \geq 2\text{k}\Omega$	95	115		100	118		90	110		dB
<b>RATED OUTPUT</b>											
Voltage Output	$R_L = 2\text{k}\Omega$	$\pm 11$	$\pm 12.2$		$\pm 12$	$\pm 12.6$		$\pm 11$	$\pm 12$		V
Current Output	$V_O = \pm 10\text{VDC}$	$\pm 5$	$\pm 10$		$\pm 5$	$\pm 10$		$\pm 5$	$\pm 10$		mA
Output Resistance	DC, open loop		40			40			40		$\Omega$
Load Capacitance Stability	Gain = +1		1000			1000			1000		pF
Short Circuit Current		10	20		10	20		10	20		mA
<b>POWER SUPPLY</b>											
Rated Voltage			$\pm 15$			$\pm 15$			$\pm 15$		VDC
Voltage Range,											
Derated Performance		$\pm 5$		$\pm 18$	$\pm 5$		$\pm 18$	$\pm 5$		$\pm 18$	VDC
Current, Quiescent	$I_O = 0\text{mADC}$		6.5	9.5		6.2	9		6.5	10	mA
<b>TEMPERATURE RANGE</b>											
Specification	Ambient temp. KM, KP, LM	0		+70	0		+70	0		+70	$^\circ\text{C}$
	SM	-55		+125							$^\circ\text{C}$
Operating	Ambient Temp.	-55		+125	-55		+125	-25		+85	$^\circ\text{C}$
$\theta$ Junction-Ambient			200			200			155		$^\circ\text{C}/\text{W}$

NOTES: (1) See settling time test circuit in Figure 2. (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up. (3) Sample tested—this parameter is guaranteed on L grade only.

## ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At  $V_{CC} = \pm 15\text{VDC}$  and  $T_A = T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.

PARAMETER	CONDITIONS	OPA606KM/SM			OPA606LM			OPA606KP			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>TEMPERATURE RANGE</b>											
Specification Range	Ambient temp. KM SM	0 -55		+70 +125	0		+70	0		+70	°C °C
<b>INPUT</b>											
<b>OFFSET VOLTAGE<sup>(1)</sup></b> Input Offset Voltage	$V_{CM} = 0\text{VDC}$ KM SM		$\pm 400$ $\pm 680$	$\pm 2\text{mV}$ $\pm 3\text{mV}$		$\pm 335$ $\pm 5$	$\pm 750$ $\pm 5$		$\pm 750$ $\pm 10$	$\pm 3.5\text{mV}$ $\pm 126$	$\mu\text{V}$ $\mu\text{V}$ $\mu\text{V}/^\circ\text{C}$
Average Drift Supply Rejection	$V_{CC} = \pm 10\text{V}$ to $\pm 18\text{V}$	80	$\pm 5$ 98 $\pm 13$	$\pm 100$	85	$\pm 3$ 100 $\pm 10$	$\pm 56$	78	$\pm 10$ 95 $\pm 18$	$\mu\text{V}/^\circ\text{C}$ dB $\mu\text{V}/\text{V}$	
<b>BIAS CURRENT<sup>(1)</sup></b> Input Bias Current	$V_{CM} = 0\text{VDC}$ KM SM		$\pm 158$ $\pm 7.2$	$\pm 339$ $\pm 15.4$		$\pm 113$ $\pm 226$			$\pm 181$ $\pm 566$	pA nA	
<b>OFFSET CURRENT<sup>(1)</sup></b> Input Offset Current	$V_{CM} = 0\text{VDC}$ KM SM		$\pm 14$ $\pm 614$	$\pm 226$ $\pm 10.2\text{nA}$		$\pm 9$ $\pm 113$			$\pm 23$ $\pm 339$	pA pA	
<b>VOLTAGE RANGE</b> Common-Mode Input Range Common-Mode Rejection	$V_{IN} = \pm 10\text{VDC}$	$\pm 10.4$ 78	$\pm 11.4$ 92		$\pm 10.9$ 82	$\pm 11.5$ 95		$\pm 10$ 75	$\pm 10.9$ 88	V dB	
<b>OPEN-LOOP GAIN, DC</b>											
Open-Loop Voltage Gain	$R_L \geq 2\text{k}\Omega$	90	106		95	112		88	104		dB
<b>RATED OUTPUT</b>											
Voltage Output Current Output	$R_L = 2\text{k}\Omega$ $V_O = \pm 10\text{VDC}$	$\pm 10.5$ $\pm 5$	$\pm 12$ $\pm 10$		$\pm 11.5$ $\pm 5$	$\pm 12.4$ $\pm 10$		$\pm 10.4$ $\pm 5$	$\pm 11.8$ $\pm 10$		V mA
<b>POWER SUPPLY</b>											
Current, Quiescent	$I_O = 0\text{mA}$ DC		6.6	10		6.4	9.5		6.6	10.5	mA

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.

### ORDERING INFORMATION


Basic model number	OPA606	X	X
Performance grade			
K, L = 0°C to +70°C			
S = -55°C to +125°C			
Package code			
M = TO-99 metal can			
P = 8-pin plastic DIP (K grade only)			

### ABSOLUTE MAXIMUM RATINGS


Supply	$\pm 18\text{VDC}$
Internal Power Dissipation <sup>(1)</sup>	500mW
Differential Input Voltage	$\pm 36\text{VDC}$
Input Voltage Range <sup>(2)</sup>	$\pm 18\text{VDC}$
Storage Temperature Range	M = -65°C to +150°C, P = -40°C to +85°C
Operating Temperature Range	M = -55°C to +125°C, P = -40°C to +85°C
Lead Temperature (soldering, 10 seconds)	+300°C
Output Short Circuit Duration <sup>(3)</sup>	Continuous
Junction Temperature	+175°C

NOTES: (1) Packages must be derated based on  $\theta_{JC} = 15^\circ\text{C}/\text{W}$  or  $\theta_{JA}$ . (2) For supply voltages less than  $\pm 18\text{VDC}$ , the absolute maximum input voltage is equal to the negative supply voltage. (3) Short circuit may be to power supply common only. Rating applies to +25°C ambient. Observe dissipation limit and  $T_J$ .

### CONNECTION DIAGRAMS




### MECHANICAL



## MECHANICAL

### "M" PACKAGE

NOTE: Leads in true position within 0.01" (0.25mm) R at MMC at seating plane.



### TO-99 (Hermetic)

Pin numbers shown for reference only. Numbers may not be marked on package.


Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.310	8.51	9.40
B	.305	.335	7.75	8.51
C	.185	.185	4.70	4.70
D	.018	.021	0.45	0.52
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	200 BASIC		9.08 BASIC	
H	.028	.034	0.71	0.86
I	.029	.045	0.74	1.14
J	.500		12.7	
K	.110	.160	2.78	4.06
L	45° BASIC		45° BASIC	
M	.095	.105	2.41	2.67
N				

## MECHANICAL

### "P" PACKAGE

NOTE: Leads in true position within 0.01" (0.25mm) R at MMC at seating plane.



### Plastic DIP







Pin numbers shown for reference only. Numbers may not be marked on package.

Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.380	.400	9.63	10.16
A1	.340	.360	8.63	9.14
B	.230	.250	5.83	6.35
B1	.200	.220	5.08	5.58
C	.100	.100	2.54	2.54
D	.018	.023	0.46	0.58
F	.036	.078	0.91	1.98
H	100 BASIC		2.54 BASIC	
D	.028	.050	0.71	1.27
J	.098	.110	2.50	2.79
K	.070	.100	1.78	2.54
L	300 BASIC		7.62 BASIC	
M	.07	.10	1.78	2.54
N	.010	.030	0.25	0.76
P	.028	.050	0.71	1.27

## TYPICAL PERFORMANCE CURVES









T<sub>A</sub> = +25°C, V<sub>CC</sub> = ±15VDC unless otherwise noted.





# TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.





## GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA606. To avoid leakage problems, it is recommended that the signal input lead of the OPA606 be wired to a Teflon® standoff. If the OPA606 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout.

A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential (see Figure 3).




FIGURE 3. Connection of Input Guard.

## APPLICATIONS CIRCUITS




FIGURE 4. Inverting Amplifier.




FIGURE 5. Noninverting Buffer.




FIGURE 6. Absolute Value Current-to-Voltage Converter.




FIGURE 7. High-Speed Photodetector.




FIGURE 8. Isolating Load Capacitance from Buffer.




FIGURE 9. Differential Input/Differential Output Amplifier.




FIGURE 10. Low Noise Low Distortion RIAA Preamplifier.



# OPA2111

## Dual Low Noise Precision *Difet*<sup>®</sup> OPERATIONAL AMPLIFIER

### FEATURES

- **LOW NOISE:** 100% tested:  $8nV/\sqrt{Hz}$  max at 10kHz
- **LOW BIAS CURRENT:** 4pA max
- **LOW OFFSET:** 500 $\mu$ V max
- **LOW DRIFT:** 2.8 $\mu$ V/ $^{\circ}$ C
- **HIGH OPEN LOOP GAIN:** 114dB min
- **HIGH COMMON-MODE REJECTION:** 96dB min

### DESCRIPTION

The OPA2111 is a high precision monolithic *Difet*<sup>®</sup> (dielectrically-isolated FET) operational amplifier. Outstanding performance characteristics allow its use in the most critical instrumentation applications.

Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET<sup>®</sup> amplifiers.

Very-low bias current is obtained by dielectric isolation with on-chip guarding.


Laser-trimming of thin film resistors gives very-low offset and drift. Extremely-low noise is achieved with new circuit design techniques (patented). A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.

Standard dual op-amp pin configuration allows upgrading of existing designs to higher performance levels.

BIFET<sup>®</sup> National Semiconductor Corp., *Difet*<sup>®</sup> Burr-Brown Corp.

### APPLICATIONS

- **PRECISION INSTRUMENTATION**
- **DATA ACQUISITION**
- **TEST EQUIPMENT**
- **PROFESSIONAL AUDIO EQUIPMENT**
- **MEDICAL EQUIPMENT**
- **DETECTOR ARRAYS**



OPA2111 SIMPLIFIED CIRCUIT  
(EACH AMPLIFIER)

# SPECIFICATIONS

## ELECTRICAL

At  $V_{CC} = \pm 15\text{VDC}$  and  $T_A = +25^\circ\text{C}$  unless otherwise noted.

PARAMETER	CONDITIONS	OPA211AM			OPA211BM			OPA2118M			UNITS
		MIN	TYP.	MAX	MIN	TYP.	MAX	MIN	TYP.	MAX	
<b>INPUT</b>											
<b>NOISE</b>											
Voltage, $f_o = 10\text{Hz}$	100% tested		40	80		30	60		40	80	$\text{nV}/\sqrt{\text{Hz}}$
$f_o = 100\text{Hz}$	100% tested		15	40		11	30		15	40	$\text{nV}/\sqrt{\text{Hz}}$
$f_o = 1\text{kHz}$	100% tested		8	15		7	12		8	15	$\text{nV}/\sqrt{\text{Hz}}$
$f_o = 10\text{kHz}$	100% tested		6	8		6	8		6	8	$\text{nV}/\sqrt{\text{Hz}}$
$f_b = 10\text{Hz}$ to $10\text{kHz}$	100% tested		0.7	1.2		0.6	1.0		0.7	1.2	$\mu\text{V}$ , rms
$f_b = 0.1\text{Hz}$ to $10\text{Hz}$	(1)		1.6	3.3		1.2	2.5		1.6	3.3	$\mu\text{V}$ , p-p
Current, $f_o = 0.1\text{Hz}$ to $10\text{Hz}$	(1)		15	24		12	19		15	24	$\text{fA}$ , p-p
$f_o = 0.1\text{Hz}$ thru $20\text{kHz}$	(1)		0.8	1.3		0.6	1.0		0.8	1.0	$\text{fA}/\sqrt{\text{Hz}}$
<b>OFFSET VOLTAGE<sup>(2)</sup></b>											
Input Offset Voltage	$V_{CM} = 0\text{VDC}$		$\pm 0.1$	$\pm 0.75$		$\pm 0.05$	$\pm 0.5$		$\pm 0.1$	$\pm 0.75$	mV
Average Drift	$T_A = T_{MIN}$ to $T_{MAX}$		$\pm 2$	$\pm 6$		$\pm 0.5$	$\pm 2.8$		$\pm 2$	$\pm 6$	$\mu\text{V}/^\circ\text{C}$
Match			1			0.5			2		$\mu\text{V}/^\circ\text{C}$
Supply Rejection		90	110		96	110		90	110		dB
Channel Separation	$100\text{Hz}$ , $R_L = 2\text{k}\Omega$		$\pm 3$	$\pm 31$		$\pm 3$	$\pm 16$		$\pm 3$	$\pm 31$	$\mu\text{V}/\text{V}$
<b>BIAS CURRENT<sup>(2)</sup></b>											
Initial Bias Current	$V_{CM} = 0\text{VDC}$		$\pm 2$	$\pm 8$		$\pm 1.2$	$\pm 4$		$\pm 2$	$\pm 8$	pA
Match			1			0.5			1		pA
<b>OFFSET CURRENT<sup>(2)</sup></b>											
Input Offset Current	$V_{CM} = 0\text{VDC}$		$\pm 1.2$	$\pm 6$		$\pm 0.6$	$\pm 3$		$\pm 1.2$	$\pm 6$	pA
<b>IMPEDANCE</b>											
Differential			$10^{13} \parallel 1$			$10^{13} \parallel 1$			$10^{13} \parallel 1$		$\Omega \parallel \text{pF}$
Common-Mode			$10^{14} \parallel 3$			$10^{14} \parallel 3$			$10^{14} \parallel 3$		$\Omega \parallel \text{pF}$
<b>VOLTAGE RANGE</b>											
Common-Mode Input Range		$\pm 10$	$\pm 11$		$\pm 10$	$\pm 11$		$\pm 10$	$\pm 11$		V
Common-Mode Rejection	$V_{IN} = \pm 10\text{VDC}$	90	110		96	110		90	110		dB
<b>OPEN-LOOP GAIN, DC</b>											
Open-Loop Voltage Gain	$R_L \geq 2\text{k}\Omega$	110	125		114	125		110	125		dB
Match			3			2			3		dB
<b>FREQUENCY RESPONSE</b>											
Unity Gain, Small Signal			2			2			2		MHz
Full Power Response	$20\text{V}$ p-p, $R_L = 2\text{k}\Omega$	16	32		16	32		16	32		kHz
Slew Rate	$V_O = \pm 10\text{V}$ , $R_L = 2\text{k}\Omega$	1	2		1	2		1	2		$\text{V}/\mu\text{sec}$
Settling Time, 0.1%	Gain = -1, $R_L = 2\text{k}\Omega$		6			6			6		$\mu\text{sec}$
0.01%	10V step		10			10			10		$\mu\text{sec}$
Overload Recovery, 50% Overdrive <sup>(3)</sup>	Gain = -1		5			5			5		$\mu\text{sec}$
<b>RATED OUTPUT</b>											
Voltage Output	$R_L = 2\text{k}\Omega$	$\pm 11$	$\pm 12$		$\pm 11$	$\pm 12$		$\pm 11$	$\pm 12$		V
Current Output	$V_O = \pm 10\text{VDC}$	$\pm 5$	$\pm 10$		$\pm 5$	$\pm 10$		$\pm 5$	$\pm 10$		mA
Output Resistance	DC, open loop		100			100			100		$\Omega$
Load Capacitance Stability	Gain = +1		1000			1000			1000		pF
Short Circuit Current		10	40		10	40		10	40		mA
<b>POWER SUPPLY</b>											
Rated Voltage			$\pm 15$			$\pm 15$			$\pm 15$		VDC
Voltage Range, Derated Performance		$\pm 5$		$\pm 18$	$\pm 5$		$\pm 18$	$\pm 5$		$\pm 18$	VDC
Current, Quiescent	$I_O = 0\text{mADC}$		5	7		5	7		5	7	mA
<b>TEMPERATURE RANGE</b>											
Specification	Ambient temp.	-25		+85	-25		+85	-55		+125	$^\circ\text{C}$
Operating	Ambient temp.	-55		+125	-55		+125	-55		+125	$^\circ\text{C}$
Storage	Ambient temp.	-65		+150	-65		+150	-65		+150	$^\circ\text{C}$
$\theta$ Junction-Ambient			200			200			200		$^\circ\text{C}/\text{W}$

NOTES: (1) Sample tested—parameter is guaranteed. (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up. (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive.


# ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At  $V_{CC} = \pm 15VDC$  and  $T_A = T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.


PARAMETER	CONDITIONS	OPA2111AM			OPA2111BM			OPA2111SM			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>TEMPERATURE RANGE</b>											
Specification Range	Ambient temp.	-25		+85	-25		+85	-55		+125	°C
<b>INPUT</b>											
<b>OFFSET VOLTAGE<sup>(1)</sup></b>											
Input Offset Voltage	$V_{CM} = 0VDC$		$\pm 0.22$	$\pm 1.2$		$\pm 0.08$	$\pm 0.75$		$\pm 0.3$	$\pm 1.5$	mV
Average Drift			$\pm 2$	$\pm 6$		$\pm 0.5$	$\pm 2.8$		$\pm 2$	$\pm 6$	$\mu V/^\circ C$
Match			1			0.5			2		$\mu V/^\circ C$
Supply Rejection		86	100	$\pm 10$	90	100	$\pm 10$	86	100	$\pm 10$	dB
<b>BIAS CURRENT<sup>(1)</sup></b>											
Initial Bias Current	$V_{CM} = 0VDC$		$\pm 125$	$\pm 1nA$		$\pm 75$	$\pm 500$		$\pm 2.0nA$	$\pm 16.3nA$	pA
Match			60			30			1nA		pA
<b>OFFSET CURRENT<sup>(1)</sup></b>											
Input Offset Current	$V_{CM} = 0VDC$		$\pm 75$	$\pm 750$		$\pm 38$	$\pm 375$		$\pm 1.3nA$	$\pm 12nA$	pA
<b>VOLTAGE RANGE</b>											
Common-Mode Input Range		$\pm 10$	$\pm 11$		$\pm 10$	$\pm 11$		$\pm 10$	$\pm 11$		V
Common-Mode Rejection	$V_{IN} = \pm 10VDC$	86	100		90	100		86	100		dB
<b>OPEN-LOOP GAIN, DC</b>											
Open-Loop Voltage Gain	$R_L \geq 2k\Omega$	106	120		110	120		106	120		dB
Match			5			3			5		dB
<b>RATED OUTPUT</b>											
Voltage Output	$R_L = 2k\Omega$	$\pm 10.5$	$\pm 11$		$\pm 10.5$	$\pm 11$		$\pm 10.5$	$\pm 11$		V
Current Output	$V_O = \pm 10VDC$	$\pm 5$	$\pm 10$		$\pm 5$	$\pm 10$		$\pm 5$	$\pm 10$		mA
Short Circuit Current	$V_O = 0VDC$	10	40		10	40		10	40		mA
<b>POWER SUPPLY</b>											
Current, Quiescent	$I_O = 0mADC$		5	8		5	8		5	8	mA

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.

## ORDERING INFORMATION



## CONNECTION DIAGRAM



## ABSOLUTE MAXIMUM RATINGS


Supply	$\pm 18VDC$
Internal Power Dissipation <sup>(1)</sup>	500mW
Differential Input Voltage <sup>(2)</sup>	$\pm 36VDC$
Input Voltage Range <sup>(2)</sup> (See OPA111)	$\pm 18VDC$
Storage Temperature Range	$-65^\circ C$ to $+150^\circ C$
Operating Temperature Range	$-55^\circ C$ to $+125^\circ C$
Lead Temperature (soldering, 10 seconds)	$+300^\circ C$
Output Short Circuit Duration <sup>(3)</sup>	Continuous
Junction Temperature	$+175^\circ C$

NOTES:

- Packages must be derated based on  $\theta_{JC} = 150^\circ C/W$  or  $\theta_{JA} = 200^\circ C/W$ .
- For supply voltages less than  $\pm 18VDC$  the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to power supply common only. Rating applies to  $+25^\circ C$  ambient. Observe dissipation limit and  $T_J$ .

## MECHANICAL "M" PACKAGE TO-99 (Hermetic)

NOTE:  
Leads in true position within  $.010"$  ( $.25mmR$ ) at MMC at seating plane











Pin numbers shown for reference only. Numbers may not be marked on package.

Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.155	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500		12.7	
L	.110	.160	2.79	4.06
M	.45° BASIC		45° BASIC	
N	.095	.105	2.41	2.67

# TYPICAL PERFORMANCE CURVES









$T_A = +25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.





# TYPICAL PERFORMANCE CURVES [CONT]


$T_A = +25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.




# TYPICAL PERFORMANCE CURVES [CONT]

$T_A = +25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.


OPEN-LOOP GAIN  
vs TEMPERATURE




MAXIMUM UNDISTORTED OUTPUT  
VOLTAGE vs FREQUENCY




LARGE SIGNAL TRANSIENT RESPONSE




SMALL SIGNAL TRANSIENT RESPONSE




SETTLING TIME  
vs CLOSED-LOOP GAIN




SUPPLY CURRENT vs TEMPERATURE



CHANNEL SEPARATION  
VS FREQUENCY



TOTAL HARMONIC DISTORTION  
VS FREQUENCY



# APPLICATIONS INFORMATION

## OFFSET VOLTAGE ADJUSTMENT

The OPA2111 offset voltage is laser-trimmed and will require no further trim for most applications.

Offset voltage can be trimmed by summing (see Figure 1). With this trim method there will be no degradation of input offset drift.




FIGURE 1. Offset Voltage Trim.

## INPUT PROTECTION

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.

Static protection is recommended when handling any precision IC operational amplifier.

## GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA2111. To avoid leakage problems, it is recommended that the signal input lead of the OPA2111 be wired to a Teflon standoff. If the OPA2111 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential (see Figure 2).

## NOISE: FET VERSUS BIPOLAR

Low noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases, so consider the effect of source resistance on overall operational amplifier noise performance. At low source impedances, the low voltage noise of a bipolar operational amplifier is superior, but at higher impedances




FIGURE 2. Connection of Input Guard.

the high current noise of a bipolar amplifier becomes a serious liability. Above about 15kΩ the OPA2111 will have lower total noise than an OP-27 (see Figure 3).




FIGURE 3. Voltage Noise Spectral Density Versus Source Resistance.

## BIAS CURRENT CHANGE VERSUS COMMON-MODE VOLTAGE

The input bias currents of most popular BIFET® operational amplifiers are affected by common-mode voltage (Figure 4). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely-low bias current of the OPA2111 is not compromised by common-mode voltage.




FIGURE 4. Input Bias Current Versus Common-Mode Voltage.

**APPLICATIONS CIRCUITS**

Figures 5 through 15 are circuit diagrams of various applications for the OPA2111.




FIGURE 5. Auto-Zero Amplifier.




FIGURE 6. RIAA Equalized Stereo Preampifier.




FIGURE 7. Low-Droop Positive Peak Detector.






FIGURE 11. FET Input Instrumentation Amplifier.




FIGURE 12. High-Impedance 60Hz Reject Filter with Gain.



# AD515

## FET-Input Electrometer OPERATIONAL AMPLIFIER

### FEATURES

- **ULTRA-LOW BIAS CURRENT:** 0.075pA max
- **LOW POWER:** 1.5mA max
- **LOW OFFSET:** 1mV max
- **LOW DRIFT:** 15 $\mu$ V/ $^{\circ}$ C max
- **LOW COST**
- **REPLACES ANALOG DEVICES AD515**

### APPLICATIONS


- **pH SENSORS**
- **INTEGRATORS**
- **TEST EQUIPMENT**
- **ELECTRO-OPTICS**
- **CHARGE AMPLIFIERS**
- **GAS DETECTORS**

### DESCRIPTION

The Burr-Brown AD515 is a monolithic pin-for-pin replacement for the hybrid Analog Devices AD515 ultra-low bias current operational amplifier.

Laser-trimmed offset voltage and very-low bias current are important features of this popular amplifier. Monolithic construction allows lower cost and higher reliability than hybrid designs.

The AD515 is available in three electrical grades; all are specified over 0 $^{\circ}$ C to +70 $^{\circ}$ C and supplied in a TO-99 hermetic package.



# SPECIFICATIONS

## ELECTRICAL

At  $V_{CC} = \pm 15\text{VDC}$  and  $T_A = +25^\circ\text{C}$  unless otherwise noted. Pin 8 connected to ground.


PARAMETER	CONDITIONS	AD515J			AD515K			AD515L			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>OPEN-LOOP GAIN, DC</b>											
Open-Loop Voltage Gain <sup>(1)</sup>	$R_L \geq 2\text{k}\Omega$	20k			40k			25k			V/V
	$R_L \geq 10\text{k}\Omega$	40k			100k			50k			V/V
	$T_{MIN}$ to $T_{MAX}$ , $R_L = 2\text{k}$	15k			40k			25k			V/V
<b>RATED OUTPUT</b>											
Voltage Output: $R_L = 2\text{k}\Omega$	$T_{MIN}$ to $T_{MAX}$	$\pm 10$	$\pm 12$		*	*		*	*		V
$R_L = 10\text{k}\Omega$	$T_{MIN}$ to $T_{MAX}$	$\pm 12$	$\pm 13$		*	*		*	*		V
Load Capacitance Stability	Gain = +1		1000		*	*		*	*		$\mu\text{F}$
Short Circuit Current		10	25	50	*	*	*	*	*	*	mA
<b>FREQUENCY RESPONSE</b>											
Unity Gain, Small Signal	20V p-p, $R_L = 2\text{k}$ , $V_O = \pm 10\text{V}$ , $R_L = 2\text{k}$ , Gain = -1		350			*			*		kHz
Full Power Response		5	16		*	*		*	*		kHz
Slew Rate		0.3	1.0		*	*		*	*	*	V/ $\mu\text{s}$
Overload Recovery	Gain = -1		16	100		*	*		*	*	$\mu\text{s}$
<b>INPUT</b>											
<b>OFFSET VOLTAGE<sup>(2)</sup></b>											
Input Offset Voltage	$V_{CM} = 0\text{VDC}$		0.4	3.0		*	1.0		*	1.0	mV
Average Drift	$T_{MIN}$ to $T_{MAX}$		50	50			15			25	$\mu\text{V}/^\circ\text{C}$
Supply Rejection	$T_{MIN}$ to $T_{MAX}$	68	86	50	80		100	74		200	dB $\mu\text{V}/\text{V}$
<b>BIAS CURRENT<sup>(2)</sup></b>											
Input Bias Current	$V_{CM} = 0\text{VDC}$			300			150			75	fA
<b>IMPEDANCE</b>											
Differential			$10^{13} \parallel 1.6$			*			*		$\Omega \parallel \text{pF}$
Common-Mode			$10^{15} \parallel 0.8$			*			*		$\Omega \parallel \text{pF}$
<b>VOLTAGE RANGE<sup>(3)</sup></b>											
Differential Input Range		$\pm 20$			*			*			V
Common-Mode Input Range		$\pm 10$	$\pm 11$		*	*		*	*		V
Common-Mode Rejection	$V_{IN} = \pm 10\text{VDC}$	66	94		80			70			dB
<b>NOISE</b>											
Voltage: 0.1Hz to 10Hz			4.0			*			*		$\mu\text{V p-p}$
			$f_o = 10\text{Hz}$	75			*			*	$\text{nV}/\sqrt{\text{Hz}}$
			$f_o = 100\text{Hz}$	55			*			*	$\text{nV}/\sqrt{\text{Hz}}$
			$f_o = 1\text{kHz}$	50			*			*	$\text{nV}/\sqrt{\text{Hz}}$
Current: 0.1Hz to 10Hz			0.003			*			*		pA p-p
			$f_o = 10\text{Hz}$ to 10kHz	0.01			*			*	
<b>POWER SUPPLY</b>											
Rated Voltage			$\pm 15$			*			*		VDC
Voltage Range, Derated Performance		$\pm 5$		$\pm 18$	*		*	*	*	*	VDC
Current, Quiescent	$I_O = 0\text{mA DC}$		0.8	1.5		*	*	*	*	*	mA
<b>TEMPERATURE RANGE</b>											
Specification Range	Ambient temp.	0		+70	*		*	*	*	*	$^\circ\text{C}$
Storage	Ambient temp.	-65		+150	*		*	*	*	*	$^\circ\text{C}$

\* Specification same as AD515J.


NOTES: (1) With or without nulling of  $V_{OS}$ . (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up. (3) If it is possible for the input voltage to exceed the supply voltage, a series protection resistor should be added to limit input current to 0.5mA. The input devices can withstand overload currents of 0.3mA indefinitely without damage.



## ORDERING INFORMATION



## CONNECTION DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Supply	±18VDC
Internal Power Dissipation <sup>(1)</sup>	500mW
Differential Input Voltage <sup>(2)</sup>	±36VDC
Input Voltage Range <sup>(2)</sup>	±18VDC
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 10 seconds)	+300°C
Output Short Circuit Duration <sup>(3)</sup>	Continuous
Junction Temperature	+175°C

NOTES: (1) Packages must be derated based on  $\theta_{JC} = 150^\circ\text{C}/\text{W}$  or  $\theta_{JA} = 200^\circ\text{C}/\text{W}$ . (2) For supply voltages less than  $\pm 18\text{VDC}$  the absolute maximum input voltage is equal to the supply voltage. (3) Short circuit may be to power supply common only. Rating applies to +25°C ambient. Observe dissipation limit and  $T_J$ .


## MECHANICAL

### "H" PACKAGE

NOTE: Leads in true position within .010" (.25mm) R at MMC at seating plane.  
 Pin numbers shown for reference only.  
 Numbers may not be marked on package.  
 Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.165	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	200 BASIC		5 08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	500		12.7	
L	.110	.160	2.79	4.06
M	45° BASIC		45° BASIC	
N	.095	.105	2.41	2.67

### TO-99 (Hermetic)




## TYPICAL PERFORMANCE CURVES


T<sub>A</sub> = +25°C, V<sub>cc</sub> = ±15VDC unless otherwise noted.



POWER SUPPLY REJECTION vs FREQUENCY



COMMON-MODE REJECTION vs FREQUENCY



## APPLICATIONS INFORMATION

### OFFSET VOLTAGE ADJUSTMENT




FIGURE 1. Offset Voltage Trim.

### INPUT PROTECTION

The AD515 requires input protection only if the source is not current limited. Limiting input current to 0.5mA with a series resistor is recommended when input voltage exceeds supply voltage.

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.

Static protection is recommended when handling any precision IC operational amplifier.

### GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the AD515. To avoid leakage problems, it is recommended that the signal input lead of the AD515 be wired to a Teflon standoff. If the lead is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout.

A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential. The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup (see Figure 2).




FIGURE 2. Connection of Input Guard.



3329/03

NOT RECOMMENDED  
FOR NEW DESIGNS

## HYBRID IC POWER BOOSTER


### FEATURES

- $\pm 100\text{mA}$  OUTPUT
- SHORT CIRCUIT PROTECTED
- NO HEAT SINK REQUIRED
- DUAL-IN-LINE PACKAGE

### DESCRIPTION

The Model 3329/03 is a power booster amplifier designed for use in cascade with IC or discrete component operational amplifiers inside the feedback loop. Current output of up to  $\pm 100\text{mA}$  at  $\pm 10\text{VDC}$  is provided without the need for a heat sink. The unit is short circuit protected over the full temperature range or  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ . Output current is limited to  $\pm 15\text{mA}$  by internal circuitry. No external components are required. The high full power frequency (1MHz) and small signal bandwidth of 5MHz insure that the unit will not degrade the frequency response of the operational amplifier used.


The class B output stage provides high output current with a minimum of quiescent power supply drain. The low open loop output impedance ( $10\Omega$ ) insures stable operation with large capacitive loads, and virtually eliminates the closed loop gain loading effect of low impedance loads such as  $50\Omega$  terminated lines. Because of the  $10\text{k}\Omega$  input impedance of the booster, the current output requirements of the operational amplifier are minimal.



# MECHANICAL SPECIFICATIONS


Dimensions in millimeters are shown in parentheses.

## PHYSICAL DIMENSIONS



Weight: 0.12 Oz. (3.40 grams) max.  
 Material: Black Epoxy  
 Pins: Tin plated nickel  
 Connector: Fits any commercial dual-in-line connector

## CONNECTION DIAGRAM



# APPLICATIONS INFORMATION

### Power Supply Requirements

The Model 3329/03 is designed to operate over a power supply range of  $\pm 12$  VDC to  $\pm 18$  VDC. Output voltage swing is guaranteed to be in excess of  $\pm 10$  volts at full load, when operating on supplies of  $\pm 15$  VDC. For other values of supply voltage, the output swing varies in proportion.

### Gain and Stability

The voltage gain of the 3329/03 is approximately 1.0. The accuracy of this gain is relatively unimportant, since the booster is used inside the feedback loop of an operational amplifier. The booster by itself is completely stable under all conditions of capacitive loading. Because of its very low output impedance, the 3329/03 tends to isolate the associated operational amplifier from the effects of capacitive load.

The input impedance of the booster is approximately equal to  $100 \times$  (load impedance). Thus, for a 100 ohm load, the input impedance is approximately 10 k ohms. The effective output impedance of the booster is approximately equal to the output impedance of the operational amplifier, divided by 100.

For most general purpose operational amplifiers the dynamic output impedance is on the order of 1 k $\Omega$ . When a low im-

pedance load (e.g. 50 $\Omega$ ) is being driven, a severe loading effect occurs which greatly reduces the effective open loop gain and bandwidth. Effectively, the unloaded gain and bandwidth of the operational amplifier would be multiplied by the loading factor  $\frac{50}{1050} \approx .05$ , if the load is 50 $\Omega$ .

When the 3329/03 booster is used, however, the effective open loop output impedance is 10 $\Omega$ . The loading factor now is  $\frac{50}{60} = .866$ , and the gain and bandwidth are reduced only slightly by this loading.

### Input and Output Protection

The output stage of the 3329/03 is current limited to insure survival of the booster if the output is shunted to ground. The unit is safe even under continuous short circuit at +85 $^{\circ}$ C. No heat sink is required.

The input circuitry will withstand overvoltage up to the value of supply voltage.

### Temperature Range

The 3329/03 will operate over the -40 $^{\circ}$ C to +85 $^{\circ}$ C temperature range. Storage temperature range may vary from -55 $^{\circ}$ C to +100 $^{\circ}$ C.

3329/03 POWER BOOSTER SPECIFICATIONS

Rated Output	Full Power Response	-3dB Response	Input Signal Range	Input Offset Voltage	Input Impedance	Output Impedance	Power Supply Requirements			
							Nom. Rated Volts	Range Volts	Quies. Current mA (max)	
V <sub>O</sub> Volts (min)	I <sub>O</sub> mA (min)	kHz (min)	MHz (min)	Volts (min)	mVolts (max)	k $\Omega$ (typ.)	$\Omega$ (typ.)	$\pm 15$	$\pm 12$ to $\pm 18$	$\pm 15$
$\pm 10$ $\pm 100$		1000	5	$\pm 10$	$\pm 50$	10	10	$\pm 15$	$\pm 12$ to $\pm 18$	$\pm 15$



# 3500 SERIES

For a /883B version of this product, see 3500/883B in the Military Products section.

**NOT RECOMMENDED  
FOR NEW DESIGNS**

## Low Bias Current OPERATIONAL AMPLIFIERS

### FEATURES

- LOW BIAS CURRENT,  $\pm 15\text{nA}$ , max
- LOW DRIFT,  $\pm 1\mu\text{V}/^\circ\text{C}$ , max
- LOW NOISE,  $1.4\mu\text{V}$ , p-p
- WIDE SUPPLY RANGE,  $\pm 3\text{VDC}$  to  $\pm 20\text{VDC}$
- INTERNAL COMPENSATION
- REPLACES 741 TYPE AMPLIFIERS

### APPLICATIONS

- GENERAL PURPOSE AMPLIFIER
- ANALOG COMPUTATION
- PRECISION BUFFER
- LOW DRIFT INTEGRATOR
- BRIDGE AMPLIFIER
- STABLE REFERENCE CIRCUITS


### DESCRIPTION

The 3500 IC op amps are designed for low input current while maintaining slew rate and bandwidth adequate for most applications. The low input bias current is achieved by a unique bias current cancelling circuit. This method insures that the bias current remains low over the full temperature and common-mode voltage ranges. The same circuitry gives the amplifier high impedance, both differential and common-mode. The amplifier maintains internal current levels essentially constant over the full range of power supply voltages. Thus the offset voltage and drift remain low for all combinations of supply voltage.

Both military and industrial temperature range versions are offered. Drift selected units are offered at  $\pm 1$ ,  $\pm 3$ ,  $\pm 5$ ,  $\pm 10$ , and  $\pm 20\mu\text{V}/^\circ\text{C}$ , max. The 3500 is also a low noise IC op amp, as illustrated by the

typical performance curves. Both current and voltage noise are low, including the low frequency "flicker" and "popcorn" noise which usually prevent the use of IC op amps for low-level signal processing.

The 3500 is internally compensated for unconditional stability for all feedback configurations, even with capacitive loads. The slew rate is independent of supply voltage level. The input stage of the 3500 series exhibits no latch-up when the common-mode voltage range is exceeded. The input impedance remains high with differential inputs as high as  $\pm 30$  volts, thus the amplifier can be used as a sensitive comparator. The output stage is internally current-limited to provide protection against continuous short circuits. The 3500 is interchangeable with 741 type amplifiers but gives greatly improved performance.



Equivalent Circuit Diagram

# SPECIFICATIONS

## ELECTRICAL

Typical at  $T_A = +25^\circ\text{C}$  and  $\pm V_{CC} = 15\text{VDC}$  unless otherwise noted.

MODEL	3500 SERIES			
	3500A 3500R	3500B 3500S	3500C 3500T	3500E
<b>OPEN-LOOP GAIN, DC, no load, min</b>	93dB	*	*	100dB**
<b>RATED OUTPUT</b>				
Voltage, min	$\pm 10\text{V}$	*	*	*
Current, min	$\pm 10\text{mA}$	*	*	*
Output Impedance	$2\text{k}\Omega$	*	*	$1\text{k}\Omega$
<b>FREQUENCY RESPONSE</b>				
Unity Gain, Small Signal	1.5MHz	*	*	*
Full Power Sine Wave, min	10kHz	12kHz	15kHz	12kHz
Slew Rate, min	$0.6\text{V}/\mu\text{sec}$	$0.8\text{V}/\mu\text{sec}$	$1.0\text{V}/\mu\text{sec}$	$0.8\text{V}/\mu\text{sec}$
<b>INPUT OFFSET VOLTAGE</b>				
Initial Offset at $25^\circ\text{C}$ , max	$\pm 5\text{mV}$	$\pm 2\text{mV}$	$\pm 1\text{mV} \pm 500\mu\text{V}$	$\pm 500\mu\text{V}$
Avg. vs Temp. ( $-25^\circ\text{C}$ to $+85^\circ\text{C}$ ) max	$\pm 20\mu\text{V}/^\circ\text{C}$ (A)	$\pm 5\mu\text{V}/^\circ\text{C}$ (B)	$\pm 3\mu\text{V}/^\circ\text{C}$ (C)	$\pm 1\mu\text{V}/^\circ\text{C}$
( $-55^\circ\text{C}$ to $+125^\circ\text{C}$ ) max	$\pm 20\mu\text{V}/^\circ\text{C}$ (R)	$\pm 10\mu\text{V}/^\circ\text{C}$ (S)	$\pm 5\mu\text{V}/^\circ\text{C}$ (T)	--
vs Supply Voltage	$\pm 40\mu\text{V}/\text{V}$	*	*	--
vs Time	$\pm 2\mu\text{V}/\text{day}$	*	*	$\pm 5\mu\text{V}/\text{mo}$
<b>INPUT BIAS CURRENT</b>				
At $25^\circ\text{C}$ (either input), max	$\pm 30\text{nA}$	$\pm 20\text{nA}$	$\pm 15\text{nA}$	$\pm 50\text{nA}$
Avg. vs Temp. ( $-25^\circ\text{C}$ to $+85^\circ\text{C}$ ) max	$\pm 1.0\text{nA}/^\circ\text{C}$ (A)	$\pm 0.5\text{nA}/^\circ\text{C}$ (B)	$\pm 0.3\text{nA}/^\circ\text{C}$ (C)	$\pm 0.5\text{nA}/^\circ\text{C}$
( $-55^\circ\text{C}$ to $+125^\circ\text{C}$ ) max	$\pm 1.5\text{nA}/^\circ\text{C}$ (R)	$\pm 1.0\text{nA}/^\circ\text{C}$ (S)	$\pm 0.5\text{nA}/^\circ\text{C}$ (T)	--
vs Supply Voltage	$\pm 0.2\text{nA}/\text{V}$	*	*	--
<b>INPUT DIFFERENCE CURRENT</b>				
At $25^\circ\text{C}$	$\pm 15\text{nA}$	$\pm 10\text{nA}$	$\pm 7\text{nA}$	$\pm 30\text{nA}$ , max
Avg. vs Temp. ( $-25^\circ\text{C}$ to $+85^\circ\text{C}$ )	$\pm 0.5\text{nA}/^\circ\text{C}$ (A)	$\pm 0.2\text{nA}/^\circ\text{C}$ (B)	$\pm 0.1\text{nA}/^\circ\text{C}$ (C)	$\pm 0.3\text{nA}/^\circ\text{C}$ , max
( $-55^\circ\text{C}$ to $+125^\circ\text{C}$ )	$\pm 0.7\text{nA}/^\circ\text{C}$ (R)	$\pm 0.5\text{nA}/^\circ\text{C}$ (S)	$\pm 0.2\text{nA}/^\circ\text{C}$ (T)	--
vs Supply Voltage	$\pm 0.1\text{nA}/\text{V}$	*	*	--
<b>INPUT IMPEDANCE</b>				
Differential	$107\Omega \parallel 3\text{pF}$	*	*	*
Common Mode	$5 \times 10^9\Omega \parallel 3\text{pF}$	*	*	*
<b>INPUT NOISE</b>				
Voltage, 0.01Hz to 10Hz, p-p	$2.0\mu\text{V}$	*	*	*
10Hz to 10kHz, rms	$1.4\mu\text{V}$	*	*	*
Current, 0.01Hz, p-p	$200\text{pA}$	*	*	*
10Hz to 10kHz, rms	$35\text{pA}$	*	*	*
<b>INPUT VOLTAGE RANGE</b>				
Common-mode Voltage, min	$\pm 11\text{V}$	*	*	*
Common-mode Rejection at $\pm 10\text{V}$	100dB	*	*	*
Maximum Safe Input Voltage***	$\pm V_{CC}$	*	*	*
<b>POWER SUPPLY</b>				
Voltage, rated specification	$\pm 15\text{V}$	*	*	*
Operating Range	$\pm 3\text{V}$ to $\pm 20\text{V}$	*	*	*
Current, quiescent, max	$\pm 3.5\text{mA}$	*	*	*
<b>TEMPERATURE</b>				
Operating, Rated Specs A, B, C	$-25^\circ\text{C}$ to $+85^\circ\text{C}$	*	*	*
R, S, T	$-55^\circ\text{C}$ to $+125^\circ\text{C}$	*	*	--
Storage	$-65^\circ\text{C}$ to $+150^\circ\text{C}$	*	*	*

\*Specifications the same as the 3500A or 3500R.

\*\*Typical.

\*\*\*If signal voltage is applied to the input in the absence of power supply voltage, series resistance should be used to limit input current to 20mA.

## ABSOLUTE MAXIMUM RATINGS

Supply	$\pm 20\text{VDC}$
Internal Power Dissipation <sup>(1)</sup>	500mW
Differential Input Voltage <sup>(2)</sup>	$\pm 40\text{VDC}$
Input Voltage Range <sup>(2)</sup>	$\pm 20\text{VDC}$
Storage Temperature Range	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
Operating Temperature Range	$-55^\circ\text{C}$ to $+125^\circ\text{C}$
Lead Temperature (Soldering, 10 seconds)	$+300^\circ\text{C}$
Output Short Circuit Duration <sup>(3)</sup>	Continuous
Junction Temperature	$+150^\circ\text{C}$

### NOTES:

- Package must be derated based on:  $\theta_{JC} = 45^\circ\text{C}/\text{W}$  or  $\theta_{JA} = 150^\circ\text{C}/\text{W}$ .
- For supply voltages less than  $\pm 20\text{VDC}$  the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to power supply common only. Rating applies to  $+85^\circ\text{C}$  ambient.

## MECHANICAL

**TO-99**


Order Number:

- 3500A
- 3500B
- 3500C
- 3500R
- 3500S
- 3500T
- 3500E

Weight: 1.0 grams

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.185	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	--	12.7	--
L	.110	.160	2.79	4.06
M	45° BASIC		45° BASIC	
N	.095	.105	2.41	2.67

## PIN CONFIGURATION





**3507J**

## **Fast-Slewing OPERATIONAL AMPLIFIER**

### **FEATURES**

- 120V/ $\mu$ sec SLEW RATE
- 20MHz GAIN-BANDWIDTH PRODUCT
- INTERCHANGEABLE WITH 741 TYPES

### **DESCRIPTION**

Burr-Brown model 3507J is intended for use in circuits requiring fast transient response-pulse amplifiers, D/A converters, comparators, fast followers, etc. Key parameters such as slew rate, settling time and bandwidth are orders of magnitude better than for most other IC op amps.

The 3507J is compensated to allow faster slewing and greater bandwidth for gains of 3 or more. For gains greater than 3, the gain rolloff is 6dB/octave. By use of a single external 20pF compensation capacitor the 3507J can be stabilized at all gains including unity. In addition, by use of an alternate compensation technique, it is possible to stabilize the 3507J at unity gain without sacrificing its faster slew rate.

The 3507J is pin-compatible with other standard IC op amps while offering greater speed and higher output current. It also is input- and output-protected to prevent damage if the output is shorted to common, or the input is shorted to supply voltage.

# SPECIFICATIONS

## ELECTRICAL

Typical at ±15VDC and +25°C unless otherwise noted.

MODEL	3507J	
	TYPICAL	GUARANTEED
<b>OPEN-LOOP GAIN, DC</b>		
No Load	90dB	77dB
2kΩ Load	83dB	77dB
<b>RATED OUTPUT</b>		
Voltage (1kΩ load)	±12V	±10V
Current	±20mA	±10mA
<b>DYNAMIC RESPONSE</b>		
Small Signal Bandwidth (0dB)	--	--
Gain-Bandwidth Product (A <sub>CL</sub> = 10)	20MHz	1.2MHz
Full Power Bandwidth	1.6MHz	80V/μsec
Slew Rate	120V/μsec	80V/μsec
Settling Time (0.1%)	200nsec	50nsec
Rise Time (10-90%, small signal)	25nsec	50nsec
Overshoot	--	--
<b>INPUT OFFSET VOLTAGE</b>		
Initial (without adjust) at +25°C	±5mV	±10mV
Over Temperature (avg. 0°C to +70°C)	±30μV/°C	±14mV
vs Supply Voltage vs Time	±30μV/V	200μV/V
	±50μV/mo	
<b>INPUT BIAS CURRENT</b>		
Initial at +25°C	+50nA	+250nA
Over Temperature (avg. 0°C to +70°C)	±0.5nA/°C	+500nA
<b>INPUT DIFFERENCE CURRENT</b>		
Initial at +25°C	±20nA	±50nA
Over Temperature (avg. 0°C to +70°C)	±0.1nA/°C	±100nA
<b>INPUT IMPEDANCE</b>		
Differential	100MΩ    3pF	40MΩ
Common-Mode	1000MΩ    3pF	
<b>INPUT VOLTAGE RANGE</b>		
Common-Mode (linear operation)	±12V	±10V
Differential (between inputs)		±15V
Absolute Max (either input)		±Supply
Common-Mode Rejection	90dB	74dB
<b>POWER SUPPLY</b>		
Rated Voltage		±15VDC
Voltage Range, derated	±8V to ±20V	
Current, quiescent	±4mA	±6mA
<b>TEMPERATURE RANGE</b>		
Specifications		0°C to +70°C
Operating		-25°C to +85°C
Storage		-65°C to +150°C


## MECHANICAL

TO-99 PACKAGE

NOTE:  
Leads in true position within 0.10"  
0.25mm R at MMC at seating plane.  
Pin numbers shown for reference only.  
Numbers may not be marked on package.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.165	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	--	12.7	--
L	.110	.160	2.79	4.06
M	45° BASIC		45° BASIC	
N	.095	.105	2.41	2.67

## CONNECTION DIAGRAM







**3508J**

## **Wideband OPERATIONAL AMPLIFIER**

### **FEATURES**

- 100MHz GAIN BANDWIDTH PRODUCT
- 5nA INPUT BIAS CURRENT
- 103dB OPEN-LOOP GAIN

### **DESCRIPTION**

Burr-Brown model 3508J is a wideband operational amplifier intended for use in circuits requiring extended bandwidth and high gain. Typical examples of applications are: RF signal amplifiers, fast recovery voltage references, high speed integrators, high frequency active filters, and photodiode amplifiers.

Model 3508J is internally compensated for stability at gains greater than five and thus has a high gain-bandwidth product and fast slew rate. The 3508J can be externally compensated by use of a single capacitor, and can thus be stabilized at any value of gain. By use of an alternate compensation scheme the 3508J can be stabilized at unity gain without sacrificing slew rate.

In addition to its wide bandwidth and high gain the amplifier has a number of other significant advantages over other IC op amps; low bias current, high output current, and high common-mode rejection. Inputs are protected against voltages up to the value of the power supplies. The output is current-limited to provide short-circuit protection.


# SPECIFICATIONS

## ELECTRICAL

Typical at  $\pm 15V$  and  $+25^{\circ}C$  unless otherwise noted.

MODEL	3508J	
	TYPICAL	GUARANTEED
<b>OPEN-LOOP GAIN, DC</b> No Load 2k $\Omega$ Load	106dB 103dB	98dB
<b>RATED OUTPUT</b> Voltage Current	$\pm 12V$ $\pm 18mA$	$\pm 10V$ $\pm 10mA$
<b>DYNAMIC RESPONSE</b> Gain-Bandwidth Product ( $A_{cl} = 10$ ) Full Power Bandwidth Slew Rate Rise Time (10-90%, small signal)	100MHz 600kHz 35V/ $\mu$ sec 17nsec	320kHz 20V/ $\mu$ sec 45nsec
<b>INPUT OFFSET VOLTAGE</b> Initial (without adjust) at $+25^{\circ}C$ Over Temperature (avg. $0^{\circ}C$ to $+70^{\circ}C$ ) vs Supply Voltage vs Time	$\pm 3mV$ $\pm 30\mu V/^{\circ}C$ $\pm 30\mu V/V$ $\pm 50\mu V/mo$	$\pm 5mV$ $\pm 7mV$ $\pm 200\mu V/V$
<b>INPUT BIAS CURRENT</b> Initial at $+25^{\circ}C$ Over Temperature (avg. $0^{\circ}C$ to $+70^{\circ}C$ )	$\pm 15nA$ $\pm 0.5nA/^{\circ}C$	$\pm 25nA$ $\pm 40nA$
<b>INPUT DIFFERENCE CURRENT</b> Initial at $+25^{\circ}C$ Over Temperature (avg. $0^{\circ}C$ to $+70^{\circ}C$ )	$\pm 5nA$ $\pm 0.2nA/^{\circ}C$	$\pm 25nA$ $\pm 40nA$
<b>INPUT IMPEDANCE</b> Differential Common-Mode	300M $\Omega$    3pF 1000M $\Omega$    3pF	40M $\Omega$
<b>INPUT VOLTAGE RANGE</b> Common-Mode (linear operation) Differential-Mode (between inputs) Absolute Max (either input) Common-Mode Rejection	$\pm 13V$   100dB	$\pm 11V$ $\pm 12V$ $\pm$ Supply 74dB
<b>POWER SUPPLY</b> Rated Voltage Voltage Range, derated Current, quiescent	$\pm 8V$ to $\pm 22V$ $\pm 3mA$	$\pm 15VDC$ $\pm 4mA$
<b>TEMPERATURE RANGE</b> Specification Operating Storage		$0^{\circ}C$ to $+70^{\circ}C$ $-25^{\circ}C$ to $+85^{\circ}C$ $-65^{\circ}C$ to $+150^{\circ}C$


## MECHANICAL



NOTE:  
Leads in true position within 0.10"  
(0.25mm) R at MMC at seating plane.  
Pin numbers shown for reference only.  
Numbers may not be marked on package.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.185	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	--	12.7	--
L	.110	.160	2.79	4.06
M	45 $^{\circ}$ BASIC		45 $^{\circ}$ BASIC	
N	.095	.105	2.41	2.67

## CONNECTION DIAGRAM





# 3510

For a /883B version of this product, see 3510/883B in the Military Products section.

**NOT RECOMMENDED  
FOR NEW DESIGNS**

## Very-Low Drift - Precision OPERATIONAL AMPLIFIER

### FEATURES

- **VERY-LOW DRIFT** -  $\pm 0.5\mu\text{V}/^\circ\text{C}$  max
- **VERY-LOW OFFSET** -  $\pm 60\mu\text{V}$  max
- **LOW BIAS CURRENT** -  $\pm 15\text{nA}$  max
- **HIGH OPEN-LOOP GAIN** - 120dB min
- **HIGH CMR** - 110dB min
- **VERY-LOW THERMAL FEEDBACK** -  $\pm 0.1\mu\text{V}/\text{V}$

### DESCRIPTION


High overall accuracy is offered by Burr-Brown's 3510 Operational Amplifier. It's designed expressly for use in high gain analog circuits where very-low drift and high accuracy are essential requirements.

This precision instrumentation grade op amp provides an economical method to maintain high

circuit accuracy and reliability over temperature ranges from  $-25^\circ\text{C}$  to  $+85^\circ\text{C}$ , surpassing competitive units rated for only  $0^\circ\text{C}$  to  $+70^\circ\text{C}$ .

Additional performance features of the 3510 include high open-loop gain, extremely-low initial offset voltage, high CMR, very-low thermal feedback, low input bias current and very-low voltage drift vs temperature.

Burr-Brown's rigid control of monolithic processing and its rigid quality control standards result in very-low voltage and current noise in the 3510. It's specifically designed for use in low level analog signal processing. Performance specifications are met exactly by precision trimming at the wafer level with complete testing before shipment. Performance of the 3510 significantly exceeds that of Burr-Brown's popular 3500 op amp.



# ELECTRICAL SPECIFICATIONS

Specifications at  $T_A = 25^\circ\text{C}$  and  $\pm 15\text{VDC}$ , unless otherwise noted. Standard specifications after warm-up.

MODELS	3510AM			3510BM/3510SM			3510CM			UNITS
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>OPEN LOOP GAIN, DC</b> 2k $\Omega$ Load	120			*			*			dB
<b>RATED OUTPUT</b> Voltage Current Output Resistance Load Capacitance	$\pm 10$ $\pm 10$	300 1000		*	*		*	*		V mA $\Omega$ pF
<b>FREQUENCY RESPONSE</b> Unity Gain, Open Loop, Small Signal $C_c = 4700\text{pF}$ Closed-Loop Gain, $C_c = 0$ , Stable Operation Full Power Response, $C_c = 0$ , $A_{CL} = 10$ Slew Rate, $C_c = 0$ , $A_{CL} = 10$	7 0.5	0.4 $\geq 10$ 12 0.8		*	*		*	*		MHz V/V kHz V/ $\mu\text{sec}$
<b>INPUT OFFSET VOLTAGE</b> Initial Offset, $25^\circ\text{C}$ vs Temp <sup>(1)</sup> - unnullled $V_{os}$ vs Temp <sup>(1)</sup> - nullled $V_{os}$ vs Time Power Supply Rejection Thermal Feedback, $R_T = 2\text{k}\Omega$ , $f = 1\text{Hz}$	110	0.2 130 $\pm 0.1$	150 2.0 2.5	*	*	120 1.0 1.4	*	*	60 0.5 0.7	$\mu\text{V}$ $\mu\text{V}/^\circ\text{C}$ $\mu\text{V}/^\circ\text{C}$ $\mu\text{V}/\text{mo}$ dB $\mu\text{V}/\text{V}$
<b>INPUT BIAS CURRENT</b> Initial Bias, $25^\circ\text{C}$ vs Temp <sup>(1)</sup> vs Supply Voltage		$\pm 0.1$	$\pm 35$ $\pm 0.6$		*	$\pm 25$ $\pm 0.4$		*	$\pm 15$ $\pm 0.25$	nA nA/ $^\circ\text{C}$ nA/V
<b>INPUT DIFFERENCE CURRENT</b> Initial Difference, $25^\circ\text{C}$ vs Temp <sup>(1)</sup> vs Supply Voltage		$\pm 10$	$\pm 20$ $\pm 0.4$		*	$\pm 15$ $\pm 0.25$		*	$\pm 10$ $\pm 0.15$	nA nA/ $^\circ\text{C}$ pA/V
<b>INPUT IMPEDANCE</b> Differential Common-mode		1    3 10    3			*			*		M $\Omega$    pF G $\Omega$    pF
<b>INPUT NOISE</b> Voltage, 0.1Hz to 10Hz $f_c = 10\text{Hz}$ $f_c = 100\text{Hz}$ $f_c = 1\text{kHz}$ Current, 0.1Hz to 10Hz $f_c = 10\text{Hz}$ $f_c = 100\text{Hz}$ $f_c = 1\text{kHz}$		0.8 14 12 12 50 0.8 0.46 0.35			*			*		$\mu\text{V}$ , p-p nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ pA, p-p pA/ $\sqrt{\text{Hz}}$ pA/ $\sqrt{\text{Hz}}$ pA/ $\sqrt{\text{Hz}}$
<b>INPUT VOLTAGE RANGE</b> Common-mode Voltage Range, linear operation Common-mode Rejection at $\pm 10\text{V}$ Maximum Safe Input Voltage	110	$\pm(V_{cc}-3)$ $\pm V_{cc}$		*	*		*	*		V dB V
<b>POWER SUPPLY</b> Rated Voltage Voltage Range, derated performance Quiescent Current		$\pm 15$ $\pm 3$ $\pm 2.5$	$\pm 20$ $\pm 3.5$	*	*	*	*	*		VDC VDC mA
<b>TEMPERATURE RANGE</b> Specification, (A, B, C) , (S) Operating, derated performance Storage $\theta$ junction-case $\theta$ junction-ambient	-25  -55 -65		+85  +125 +150	*	-55	*	*	*	*	$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}/\text{W}$ $^\circ\text{C}/\text{W}$

\*Specification limits same as 3510A

(1) Temperature coefficient specifications:  $-25^\circ\text{C}$  to  $+85^\circ\text{C}$  for AM, BM, CM  
 $-55^\circ\text{C}$  to  $+125^\circ\text{C}$  for SM



# 3521 SERIES 3522 SERIES

**NOT RECOMMENDED  
FOR NEW DESIGNS**

## Ultra-Low Drift - FET Input OPERATIONAL AMPLIFIERS

### FEATURES

- **ULTRA-LOW DRIFT,  $1\mu\text{V}/^\circ\text{C}$  max**
- **LOW INITIAL OFFSET VOLTAGE,  $250\mu\text{V}$ , max**
- **LOW BIAS CURRENT,  $1\text{pA}$ , max**
- **LOW NOISE**
- **HIGH COMMON-MODE REJECTION, 90dB, typ**
- **WIDE POWER SUPPLY RANGE,  $\pm 5\text{VDC}$  to  $\pm 20\text{VDC}$**


### DESCRIPTION

With input offset voltage drifts as low as  $1\mu\text{V}/^\circ\text{C}$ , the Burr-Brown 3521 IC Operational Amplifier provides FET input performance combined with drift equal to the best bipolar IC's (e.g., BB3500E). The spectacular performance is achieved through truly state-of-the-art hybrid design and manufacturing, including monolithic FET pairs and active laser-trimming.

The 3521 and 3522 have an exceptionally fast thermal response. This fast warm-up is achieved without any heat-sinking.

While low drift and FET input impedance are the outstanding features of the 3521 and 3522 other specifications have not been compromised. They are internally compensated for unity-gain configuration and the initial voltage offset is guaranteed less than  $250\mu\text{V}$  so for most applications the 3521 is ready to "plug-in and go." Like other low drift IC's from Burr-Brown the 3521 and 3522 have ample speed and bandwidth for most any application. (Slew rate =  $0.6\text{V}/\mu\text{sec}$ ). The high common-mode rejection ratio (90dB, typ.) enables them to be used as a 0.01% accurate buffer with low drift and extremely-high input impedance. The 3521/3522 also have very-low input noise to complement the low drift. The output is current limited to provide protection for continuous output shorts to common.

The 3521/3522 are pin-compatible with 741-type amplifiers, but provide FET input performance with ultra-low drift while exceeding all other specifications for general purpose operational amplifiers of the 741-type. Burr-Brown tests and guarantees all units to meet all max/min specifications.



# SPECIFICATIONS

## ELECTRICAL


Typical at +25°C and ±15VDC power supply unless otherwise noted.

MODELS	3521H	3521J	3521K	3521L	3521R
<b>OPEN-LOOP GAIN, DC</b>					
Rated Load, min	94dB	*	*	*	*
<b>RATED OUTPUT</b>					
Voltage, min	+10V	*	*	*	*
Current, min	±10mA	*	*	*	*
Output Impedance	100Ω	*	*	*	*
<b>FREQUENCY RESPONSE</b>					
Unity Gain, Open-Loop	1.5MHz	*	*	*	*
Full Power Response, min	10kHz	*	*	*	*
Slew Rate, min	0.6V/μsec	*	*	*	*
<b>INPUT OFFSET VOLTAGE</b>					
Initial Offset, 25°C, max	±500μV	250μV	250μV	250μV	250μV
vs Temp (0°C to +70°C), **max	±10μV/°C	±5μV/°C	2μV/°C	±1μV/°C	±5μV/°C
vs Temp (-25°C to +85°C)	±15μV/°C	±8μV/°C	±4μV/°C	±2μV/°C	±2μV/°C
vs Supply Voltage	±25mV/V	*	*	*	*
vs Time	5μV/mo	*	*	*	*
<b>INPUT BIAS CURRENT</b>					
Initial Bias, 25°C, max	-20pA	*	-15pA	-10pA	*
(doubles every +10°C)					
vs Supply Voltage	1pA/V	*	*	*	*
<b>INPUT DIFFERENCE CURRENT</b>					
Initial difference, 25°C	±2pA	*	*	*	*
<b>INPUT IMPEDANCE</b>					
Differential	10 <sup>11</sup> Ω	*	*	*	*
Common-mode	10 <sup>12</sup> Ω	*	*	*	*
<b>INPUT NOISE</b>					
Voltage, 0.01Hz - 10Hz, p-p	4μV	*	*	*	*
Voltage, 10Hz - 1kHz, rms	2μV	*	*	*	*
Current, 0.01Hz - 10Hz, p-p	0.3pA	*	*	*	*
Current, 10Hz - 1kHz, rms	0.6pA	*	*	*	*
<b>INPUT VOLTAGE RANGE</b>					
Common-mode Voltage	±10V	*	*	*	*
Common-mode Rejection	90dB	*	*	*	*
Max. Safe Input Voltage	±Supply	*	*	*	*
<b>POWER SUPPLY</b>					
Rated Voltage	±15VDC	*	*	*	*
Voltage Range, derated	±5 to ±20VDC	*	*	*	*
Current, quiescent	±4mA	*	*	*	*
<b>TEMPERATURE RANGE</b>					
Specification	0°C to +70°C	*	*	*	-55°C to +125°C
Operating	-25°C to +85°C	*	*	*	-55°C to +125°C
Storage	-65°C to +150°C	*	*	*	*


\* Specification same as for 3521H.

\*\* -55°C to +125°C for 3521R.

## MECHANICAL



## CONNECTION DIAGRAM



## ELECTRICAL (CONT)

Typical at +25°C and ±15VDC power supply unless otherwise noted.

MODELS	3522J	3522K	3522L	3522S
<b>OPEN-LOOP GAIN, DC</b>				
Rated Load, min	94dB	*	*	*
<b>RATED OUTPUT</b>				
Voltage, min	±10V	*	*	*
Current, min	+10mA	*	*	*
Output Impedance	100Ω	*	*	*
<b>FREQUENCY RESPONSE</b>				
Unity Gain, Open-loop	1MHz	*	*	*
Full Power Response, min	10kHz	*	*	*
Slew Rate, min	0.6V/μsec	*	*	*
<b>INPUT OFFSET VOLTAGE</b>				
Initial Offset, 25°C, max	±1mV	±500μV	±500μV	±500μV
vs Temp (0°C to +70°C), max	±50μV/°C	±10μV/°C	±10μV/°C	
-55°C to +125°C), max				±25μV/°C
vs Supply Voltage	±25μV/mo	*	*	*
vs Time	±10μV/mo	*	*	*
<b>INPUT BIAS CURRENT**</b>				
Input Bias, 25°C, max	-10pA	-5pA	-1pA	-5pA
(doubles every +10°C,				
vs Supply Voltage	±0.1pA/V	*	*	*
<b>INPUT DIFFERENCE CURRENT</b>				
Initial Difference, +25°C	±2pA	±1pA	±0.5pA	±1pA
<b>INPUT IMPEDANCE</b>				
Differential	10 <sup>11</sup> Ω	*	*	*
Common-mode	10 <sup>12</sup> Ω	*	*	*
<b>INPUT NOISE</b>				
Voltage, 0.01Hz to 10Hz, p-p	4μV	*	*	*
Voltage, 10Hz to 1kHz, rms	2μV	*	*	*
Current, 0.01Hz to 10Hz, p-p	0.3pA	*	*	*
Current, 10Hz to 1kHz, rms	0.6pA	*	*	*
<b>INPUT VOLTAGE RANGE</b>				
Common-mode Voltage	±10V	*	*	*
Common-mode Rejection	90dB	*	*	*
Max. Safe Input Voltage	±Supply	*	*	*
<b>POWER SUPPLY</b>				
Rated Voltage	±15VDC	*	*	*
Voltage Range, derated	±5VDC to ±20VDC	*	*	*
Current, quiescent	±4mA	*	*	*
<b>TEMPERATURE RANGE</b>				
Specification	0°C to +70°C	*	*	-55°C to +125°C
Operating	-25°C to +85°C	*	*	-55°C to +125°C
Storage	-65°C to +150°C	*	*	*

\*Specification same as for 3522J.

\*\*After Warm-Up.



# 3523 SERIES

**NOT RECOMMENDED  
FOR NEW DESIGNS**

## Ultra-Low Bias Current FET OPERATIONAL AMPLIFIERS

### FEATURES

- BIAS CURRENT, 0.1pA, max
- OFFSET VOLTAGE, 500 $\mu$ V, max
- VOLTAGE DRIFT, 25 $\mu$ V/ $^{\circ}$ C, max
- INPUT IMPEDANCE,  $10^{13}\Omega$
- Noise (10Hz), 0.003pA, p-p

### DESCRIPTION


The Burr-Brown 3523 Series amplifiers are the first IC operational amplifiers to achieve sub-picoampere input currents without exhibiting excessive offset voltage, voltage drift and voltage noise. The high common-mode rejection, ultra-low bias current, and  $10^{13}\Omega$  input impedance of the 3523 make it the best choice for a variety of buffer and electrometer applications. These include pH measurement, photo-current amplification, long term integration, and low droop sample/hold or track/hold applications. Because its input offset voltage is laser-trimmed to less than 500 $\mu$ V, the 3523 can usually be used without

offset nulling. This is a distinct advantage in applications where it is desired to locate the 3523 near the signal source (e.g., in a signal probe).

The package of the 3523 is designed to preserve its ability to measure ultra-low currents and to avoid noise pickup. The case guard (pin no. 8) may be connected to a point which is at signal potential. This minimizes leakage current input from pins to case. Also, it shields the amplifier's sensitive input circuitry from power line frequency "hum", switching transients, and other sources of electrical noise.

Bias current specifications of the 3523 are guaranteed after warm-up in ambient air with no heat sink. Thus, the ultra-low bias current specifications become even more significant since internal power dissipation can easily raise case temperature by 20 $^{\circ}$ C in many applications.

The bias current on many FET amplifiers is a strong function of applied common-mode voltage. This is not the case with the 3523. The input stage design of the 3523 make the input bias current virtually independent of the common-mode voltage over its full range.






# ELECTRICAL SPECIFICATIONS

Specifications typical at 25°C and ±15VDC power supply unless otherwise noted.

MODELS	3523J	3523K	3523L
<b>OPEN-LOOP GAIN</b> , DC no load 1kΩ, load, min		100dB 94dB	
<b>RATED OUTPUT</b> Voltage, min Current min Output Impedance		±10V ±10mA 100Ω	
<b>FREQUENCY RESPONSE</b> Unity Gain, Open-Loop Full Power Response, min Slew Rate, min		1MHz 10kHz 0.6V/μsec	
<b>INPUT OFFSET VOLTAGE</b> Initial Offset, 25°C, max vs. Temp (0°C to 70°C), max vs. Supply Voltage vs. Time	±1mV ±50μV/°C	±500μV ±25μV/°C ±25μV/V ±5μV/mo	±500μV ±25μV/°C
<b>INPUT BIAS CURRENT</b> Initial bias, 25°C, max (doubles every +10°C) vs. Supply Voltage	-0.5pA	-0.25pA ±0.01pA/V	-0.1pA
<b>INPUT DIFFERENCE CURRENT</b> Initial difference, 25°C	±0.2pA	±0.1pA	±0.05pA
<b>INPUT IMPEDANCE</b> Differential Common-mode		10 <sup>12</sup> Ω 10 <sup>11</sup> Ω	
<b>INPUT NOISE</b> Voltage, .01Hz to 10Hz, p-p 10Hz to 10kHz, rms Current, .01Hz to 10Hz, p-p 10Hz to 10kHz, rms		4μV 2μV 0.03pA 0.01pA	
<b>INPUT VOLTAGE RANGE</b> Common-mode Voltage Common-mode Rejection at 10V Max. Safe Input Voltage		±(V <sub>D</sub> -2)V 80dB ±Supply	
<b>POWER SUPPLY</b> Rated Voltage Voltage Range, derated Current, quiescent		±15VDC ±5VDC to ±20VDC ±4mA	
<b>TEMPERATURE RANGE</b> Specification Operating Storage		0°C to +70°C -55°C to +125°C -65°C to +150°C	

# MECHANICAL



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.165	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	---	12.7	---
L	.110	.160	2.79	4.06
M	45° BASIC		45° BASIC	
N	.095	.105	2.41	2.67


Dimensions in inches are in parentheses.  
Pin material and plating composition conform to Method 2003 (solderability) of Mil-Std-883 [except paragraph 3.2].

### NOTE:

Leads in true position within .010" (.25mm) R @ MMC at seating plane.

Pin numbers shown for reference only.  
Numbers may not be marked on package.

# CONNECTION DIAGRAM



**NOT RECOMMENDED  
 FOR NEW DESIGNS**

## Low Drift - Low Bias Current FET Input OPERATIONAL AMPLIFIER

### FEATURES

- LOWER PRICED
- ULTRA-LOW DRIFT,  $2\mu\text{V}/^\circ\text{C}$ , max
- LOW INITIAL OFFSET VOLTAGE,  $250\mu\text{V}$ , max
- LOW BIAS CURRENT,  $2\text{pA}$ , max
- LOW NOISE

### APPLICATIONS

- CURRENT-TO-VOLTAGE CONVERSION
- LONG TERM INTEGRATION
- LOW DROOP SAMPLE/HOLD CIRCUITS
- PRECISION VOLTAGE AMPLIFICATION
- HIGH INPUT RESISTANCE BUFFER

### DESCRIPTION

The Burr-Brown 3527 is a precision operational amplifier. It offers excellent performance at moderate cost through the use of hybrid construction, monolithic ICs, matched FETs, thin-film resistors, and active laser trimming.

The 3527 low, initial offset voltage ( $250\mu\text{V}$  max) allows higher design accuracy at lower installed cost. Costly pots and external nulling of the offset voltage are not required for most applications. Also, higher system reliability is achieved by using fewer parts.


The offset voltage temperature drift of the 3527 is exceptionally low ( $2\mu\text{V}/^\circ\text{C}$  max) and is compatible with the best bipolar amplifiers (BB3500E). It is

achieved by laser adjusting the offset during manufacture and means that high system accuracy is maintained over the temperature range.

The low bias current (guaranteed  $2\text{pA}$  max) allows the use of larger feedback resistor values, and smaller bias current errors are realizable.

Of course, all the other desirable features of high quality op amps are engineered into the 3527. It has low input noise, is free from latch up, is short circuit protected for continuous output shorts to common, is internally compensated for unity gain stability, and is pin compatible with 741 amplifiers. Guarding is achieved by the pin 8 case connection.

For increased reliability screening, consult Burr-Brown.



# SPECIFICATIONS

## ELECTRICAL

Specifications typical at  $T_A = 25^\circ\text{C}$  and  $\pm 15\text{VDC}$  supplies, unless otherwise noted.


MODELS	3527AM			3527BM			3527CM			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>OPEN LOOP GAIN, DC*</b>										
No Load		112		*	*		*	*		dB
$R_L = 2\text{k}\Omega$	100	108		*	*		*	*		dB
<b>RATED OUTPUT</b>										
Voltage	$\pm 10$	$\pm 12$		*	*		*	*		V
Current	$\pm 10$	$\pm 20$		*	*		*	*		mA
Output Impedance		600		*	*		*	*		$\Omega$
Load Capacitance		1000		*	*		*	*		pF
<b>FREQUENCY RESPONSE</b>										
Unity Gain, Open Loop		1		*	*		*	*		MHz
Full Power Response	10	14		*	*		*	*		kHz
Slew Rate	0.6	0.9		*	*		*	*		V/ $\mu\text{sec}$
Settling Time (0.01%)		45		*	*		*	*		$\mu\text{sec}$
<b>INPUT OFFSET VOLTAGE</b>										
Initial Offset, $25^\circ\text{C}$		$\pm 200$	$\pm 500$		$\pm 100$	$\pm 250$		$\pm 100$	$\pm 250$	$\mu\text{V}$
vs. Temp. $-25^\circ\text{C}$ to $+85^\circ\text{C}$ .		$\pm 5$	$\pm 10$		$\pm 2$	$\pm 5$		$\pm 1$	$\pm 2$	$\mu\text{V}/^\circ\text{C}$
vs. Supply Voltage		$\pm 75$		*	*		*	*		$\mu\text{V}/\text{V}$
vs. Time		$\pm 20$		*	*		*	*		$\mu\text{V}/\text{mo}$
<b>INPUT BIAS CURRENT</b>										
Initial Bias, $25^\circ\text{C}$		-2	-5		-0.7	-2		-2	-5	pA
vs. Temp		**		*	**		*	**		pA/V
vs. Supply Voltage		$\pm 5$		*	*		*	*		pA/V
<b>INPUT DIFFERENCE CURRENT</b>										
Initial Difference, $25^\circ\text{C}$		$\pm 0.3$		*	*		*	*		pA
<b>INPUT IMPEDANCE</b>										
Differential		10 <sup>12</sup>		*	*		*	*		$\Omega$
Common-mode		10 <sup>15</sup>		*	*		*	*		$\Omega$
<b>INPUT NOISE</b>										
Voltage, $f_o = 10\text{Hz}$		75		*	*		*	*		nV/ $\sqrt{\text{Hz}}$
$f_o = 100\text{Hz}$		35		*	*		*	*		nV/ $\sqrt{\text{Hz}}$
$f_o = 1\text{kHz}$		30		*	*		*	*		nV/ $\sqrt{\text{Hz}}$
$f_o = 10\text{kHz}$		25		*	*		*	*		nV/ $\sqrt{\text{Hz}}$
0.3Hz to 10Hz, p-p		2.6		*	*		*	*		$\mu\text{V}$
10Hz to 10kHz, rms		3		*	*		*	*		$\mu\text{V}$
Current, 0.3Hz to 10Hz, p-p		15		*	*		*	*		fA
10Hz to 10kHz, rms		60		*	*		*	*		fA
<b>INPUT VOLTAGE RANGE</b>										
Common-mode Voltage Range		$\pm  V_S  - 3$		*	*		*	*		V
Common-mode Rejection at $\pm 10\text{V}$		76		*	*		*	*		dB
Max. Safe Input Voltage		$\pm V_S$		*	*		*	*		VDC
<b>POWER SUPPLY</b>										
Rated Voltage		$\pm 15$		*	*		*	*		VDC
Voltage Range, derated performance	$\pm 5$	$\pm 20$		*	*		*	*		VDC
Current, quiescent		2.6	4		*	*		*	*	mA
<b>TEMPERATURE RANGE ambient</b>										
Specification	-25		+85	*	*		*	*		$^\circ\text{C}$
Operating	-55		+125	*	*		*	*		$^\circ\text{C}$
Storage	-65		+150	*	*		*	*		$^\circ\text{C}$
$\theta_{\text{junction-ambient}}$		235		*	*		*	*		$^\circ\text{C}/\text{W}$

\*Specifications same as for 3527AM.

\*\*Doubles every  $+10^\circ\text{C}$ .

## MECHANICAL TO-99 PACKAGE

Order Number: 3527AM, 3527BM,  
3527CM Weight: 1 gram




NOTE  
Leads in true position within  $0.10''$   
(.25mm) R @ MMC at seating plane.

Pin numbers shown for reference only.  
Numbers may not be marked on package.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.165	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	-	12.7	-
L	.110	.160	2.79	4.06
M	45° BASIC		45° BASIC	
N	.095	.105	2.41	2.67

Pin material and plating composition conform to method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).

## CONNECTION DIAGRAM



TOP VIEW

**BURR - BROWN®**



**3528**

**NOT RECOMMENDED  
FOR NEW DESIGNS**

## **Ultra Low Bias Current FET OPERATIONAL AMPLIFIER**

### **FEATURES**

- 75fA MAX INPUT BIAS CURRENT
- 250 $\mu$ V MAX OFFSET VOLTAGE
- 5 $\mu$ V/ $^{\circ}$ C MAX OFFSET VOLTAGE DRIFT

### **APPLICATIONS**

- PHOTODIODE AMPLIFIER
- PHOTOMULTIPLIER TUBE AMPLIFIER
- LOW DRIFT INTEGRATOR
- CURRENT-TO-VOLTAGE CONVERTER

### **DESCRIPTION**

An excellent combination of specifications for applications requiring ultra low input bias currents are provided by the 3528 amplifier family. These applications include photometers, selective ion detectors, long term integrators and low-droop sample hold circuits.

The 3528 is unique in that in addition to providing bias currents as low as 75fA (3528CM) it also provides very low offset voltage drift (5 $\mu$ V/ $^{\circ}$ C max, 3528BM) and offset voltage (250 $\mu$ V, 3528BM). Thus, user trimming offset voltage with an external potentiometer is usually avoided.

The output is protected from damage due to short circuits to ground or either supply and the unit is specified over the full -25 $^{\circ}$ C to +85 $^{\circ}$ C temperature range rather than the more limited 0 $^{\circ}$ C to 70 $^{\circ}$ C range.

# ELECTRICAL SPECIFICATIONS

At  $T_A = 25^\circ\text{C}$  and  $\pm V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.

PARAMETER	CONDITIONS	3528AM			3528BM			3528CM			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>OPEN LOOP GAIN, DC</b> $R_i \geq 2k$ $R_i \geq 10k$	$V_o = 20\text{V p-p}$ $V_o = 20\text{V p-p}$	88 94	93 114		92 100	95 *		90 98	93 *		dB
<b>RATED OUTPUT</b> Voltage Current Output Resistance Open Loop Short Circuit Current	$R_L = 2k\Omega$ $R_L = 10k$ $V_o = \pm 10\text{V}$ $f = \text{DC}$ $R_L = 0\Omega$	$\pm 10$ $\pm 12$ $\pm 5$	$\pm 12$ $\pm 13$ $\pm 10$ 1.5 19		3	*	*	*	*	*	V V mA k $\Omega$ mA
<b>DYNAMIC RESPONSE</b> Bandwidth, Unity Gain Full Power Bandwidth Slew Rate Settling time	Small Signal $R_L = 2k\Omega$ $R_L = 2k\Omega$ to 1% to 0.1% to 0.01%		0.7 11 0.7 30 150 1		*	*	*	*	*	*	MHz kHz V $\mu\text{sec}$ $\mu\text{s}$ $\mu\text{s}$ ms
<b>INPUT OFFSET VOLTAGE</b> Initial Offset vs Temperature vs Supply Voltage vs Time	$T_A = 25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $\pm V_{CC} = 15\text{V to } 20\text{V, to } 5\text{V}$		$\pm 200$ $\pm 5$ $\pm 25$ 20	$\pm 500$ $\pm 15$ $\pm 100$		$\pm 100$ $\pm 2$ *	$\pm 250$ $\pm 5$ *		$\pm 200$ $\pm 5$ *	$\pm 500$ $\pm 10$ *	$\mu\text{V}$ $\mu\text{V}/^\circ\text{C}$ $\mu\text{V}/\text{V}$ $\mu\text{V}/\text{mo}$
<b>INPUT BIAS CURRENT</b> Initial at Temperature vs Supply Voltage	$T_A = 25^\circ\text{C}$ at $T_A = 85^\circ\text{C}$			-300 -60		-20 *	-150 -30		-10 *	$\pm 75$ -15	fA pA fA/V
<b>INPUT DIFFERENCE CURRENT</b> Initial at Temperature	$T_A = 25^\circ\text{C}$ at $T_A = 85^\circ\text{C}$		$\pm 80$ $\pm 8$			$\pm 40$ $\pm 4$			$\pm 20$ $\pm 2$		fA pA
<b>INPUT IMPEDANCE</b> Differential Common-mode			$10^{11} \parallel 0.8$ $10^{11} \parallel 1$			*			*		$\Omega \parallel \text{pF}$ $\Omega \parallel \text{pF}$
<b>INPUT NOISE</b> Voltage Noise Density Voltage Noise Current Noise Density Current Noise	$f_c = 1\text{Hz}$ $f_c = 10\text{Hz}$ $f_c = 100\text{Hz}$ $f_c = 1\text{kHz}$ $f_c = 10\text{kHz}$  $f_w = 0.3\text{Hz to } 10\text{Hz}$ $f_w = 10\text{Hz to } 10\text{kHz}$  $f_c = 1\text{Hz}$ $f_c = 10\text{Hz}$ $f_c = 100\text{Hz}$ $f_c = 1\text{kHz}$  $f_w = 0.3\text{Hz to } 10\text{Hz}$ $f_w = 10\text{Hz to } 10\text{kHz}$		475 120 55 40 40  6 4  0.25 0.25 0.25 0.25  7 26			*	*	*	*	*	nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$  $\mu\text{V, p-p}$ $\mu\text{V, rms}$  fA/ $\sqrt{\text{Hz}}$ fA/ $\sqrt{\text{Hz}}$ fA/ $\sqrt{\text{Hz}}$ fA/ $\sqrt{\text{Hz}}$  fA, p-p fA, rms
<b>INPUT VOLTAGE RANGE</b> Common-mode Voltage Range Common-mode Rejection Max. Safe Input Voltage	Linear Operation $f = \text{DC, } V_{CM} = \pm 10\text{V}$	66	$\pm(V_{CC}-3)$ 74 $\pm V_{CC}$		80	*	*	70	*	*	V dB V
<b>POWER SUPPLY</b> Rated Voltage Voltage Range, derated performance Current, quiescent		$\pm 5$	$\pm 15$ 1	$\pm 20$ 1.5	*	*	*	*	*	*	V V mA
<b>TEMPERATURE RANGE (ambient)</b> Specification Operating, derated performance Storage		-25 -55 -65		+85 +125 +150	*	*	*	*	*	*	$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$



# 3550 SERIES

## Fast-Settling FET OPERATIONAL AMPLIFIERS

### FEATURES

- **SETTLING TIME (0.01%), 600nsec, max**
- **TRUE DIFFERENTIAL INPUT**
- **SLEW RATE, 100V/ $\mu$ sec, min**
- **FULL POWER, 1.5MHz, min**
- **INPUT IMPEDANCE,  $10^{11}\Omega$**
- **INTERNALLY COMPENSATED**
- **STABLE OPERATION, 1000pF, typ**


### DESCRIPTION

The 3550 is specifically designed for fast transient applications such as D/A and A/D conversion, sample/hold, multiplexer buffering and pulse amplification where the primary amplifier requirements are fast settling, good accuracy, and high input impedance.

Because the 3550 is internally compensated, elaborate compensation schemes requiring external components are not necessary. The smooth 6dB/octave rolloff of open-loop gain and the low output impedance provides the excellent step response and smooth settling without sacrificing frequency stability (no oscillations even with 1000pF of capacitive load)! A 10 to 1 improvement in settling time with large capacitive loads can be obtained with the addition of a single capacitor.

Unlike many wideband and fast settling amplifiers the 3550 has a true differential input. This means it can provide its excellent transient performance in the inverting, non-inverting, current to voltage, and difference configurations.

The 3550J and S have identical specifications except for temperature range: The 3550J is specified for 0°C to +70°C and the 3550S is specified for -55°C to +125°C. The 3550K has improved dynamic specifications and is specified over the 0°C to +70°C temperature range.



# SPECIFICATIONS

## ELECTRICAL


Specifications typical at +25°C and ±15VDC Power Supply unless otherwise noted.

MODELS	3550J	3550K	3550S
<b>OPEN LOOP GAIN, DC</b> No load 1kΩ, load min		100dB 88dB	
<b>RATED OUTPUT</b> Voltage, min Current, min Open-loop Output Resistance		±10V ±10mA 100Ω at 1MHz	
<b>DYNAMIC RESPONSE</b> Bandwidth (0dB, small signal) Full Power Response, min Slew Rate, min Settling Time (0.01%), max	10MHz 1.0MHz 65V/μsec 1μsec	20MHz 1.5MHz 100V/μsec 0.6μsec	10MHz 1.0MHz 65V/μsec 1μsec
<b>INPUT OFFSET VOLTAGE</b> Initial Offset, +25°C, max vs Temperature vs Supply Voltage vs Time		±1mV ±50μV/°C ±500μV/V ±100μV/mo	
<b>INPUT BIAS CURRENT</b> Initial Bias, +25°C, max vs Temperature vs Supply Voltage		-100pA (after full warm-up) doubles every 10°C ±1pA/V	
<b>INPUT DIFFERENCE CURRENT</b> Initial Difference, +25°C		±40pA	
<b>INPUT IMPEDANCE</b> Differential Common Mode		10 <sup>11</sup> Ω    3pF 10 <sup>11</sup> Ω    3pF	
<b>INPUT NOISE</b> Voltage, 0.01Hz - 10Hz, p-p 10Hz - 10kHz, rms Current, 0.01Hz - 10Hz, p-p 10Hz - 10kHz, rms		20μV 4μV 0.2pA 1.5pA	
<b>INPUT VOLTAGE RANGE</b> Common-Mode Voltage Common-Mode Rejection Safe Input Voltage, max		±( V <sub>cc</sub>  -5)V 70dB at +5V, -10V ±Supply	
<b>POWER SUPPLY</b> Rated Voltage Voltage Range, derated Current, quiescent <sup>(1)</sup>		±15VDC ±5VDC to ±20VDC 11mA (15mA max)	
<b>TEMPERATURE RANGE</b> Specification Operating Storage	0°C to +70°C -55°C to +125°C		-55°C to +125°C -55°C to +125°C


### NOTES:

1. The use of a finned heat sink is recommended.

## MECHANICAL















## CONNECTION DIAGRAM



# TYPICAL PERFORMANCE CURVES

$T_A = +25^\circ\text{C}$   $\pm V_{CC} = 15\text{VDC}$  unless otherwise indicated.





# APPLICATIONS

## SETTLING TIME

Settling time of an amplifier is defined (see Figure 1) as the total time required, after an input step signal, for the output to "settle" within a specified error band around the final value. This error band is expressed as a percentage of the magnitude of the step transition. A recommended test circuit for settling time is shown in Figure 2. The output error signal appears, attenuated by a factor of two, at point A and may be observed at this point with the aid of an oscilloscope. The diodes act as limiters to prevent overloading the oscilloscope during the fast leading edge of the input signal. All resistors should be  $2k\Omega$  or less to eliminate degradation of performance due to stray capacitance. A typical measurement desired is the settling time to 0.01% for a 10-volt step input. This is the time required for the signal at point A to decrease to 0.5mV or less and remain below this level.




FIGURE 1. Concept of Settling Time.

Settling time for noninverting circuits can also be measured but requires the use of ultra-fast differential amplifier test fixtures. For the 3550 settling time is equal for inverting or noninverting circuits of equal gain.




FIGURE 2. Settling Time Test Circuit.

Because settling time is affected by bandwidth which in turn is dependent upon closed-loop gain, the settling time of any operational amplifier will be a function of closed loop gain. Settling Time versus Gain curves illustrate this effect for the 3550 at several levels of settling accuracy.

The 3550 is remarkably tolerant of load capacitance because of its stable, 6dB/octave gain rolloff and low output impedance. Settling Time versus Load Capacitance curves show this characteristic for the unity-gain configuration. For larger values of load capacitance the compensation technique of Figure 3 may be used to optimize the response. The slight negative feedback provided by  $C_c$  tends to reduce any ringing at the top of

the output voltage waveform without significantly affecting the slew rate. See the Settling Time versus Load Capacitance curves for typical improvements in settling time.




FIGURE 3. Compensation for Load Capacitance.

## WIRING RECOMMENDATIONS

In order to fully realize the high frequency performance capabilities of the 3550, proper attention must be given to layout, component selection and grounding. All leads associated with the input and feedback elements should be as short as possible and all connections should be made as close to the amplifier terminals as possible. Input and feedback resistors should be made as small as possible consistent with other circuit constraints. Capacitance from the output to noninverting input can cause high frequency oscillations, particularly in high gain circuits operating from large source impedance. Careful layout of wiring or PC board patterns is the only satisfactory way of preventing such problems.

In order to prevent high frequency oscillations due to lead inductance the power supply leads should be bypassed. This should be done by connecting a  $10\mu\text{F}$  tantalum capacitor in parallel with a  $0.001\mu\text{F}$  ceramic capacitor from pins 7 and 4 to the power supply common.


## INPUT AND OUTPUT VOLTAGE RANGE

Although the 3550 is specified for best operation on power supply voltage of  $\pm 15\text{VDC}$ , it will operate with minor performance changes over a power supply voltage range of  $\pm 5\text{VDC}$  to  $\pm 20\text{VDC}$ . Many of the curves show performance of the 3550 when operated from supplies other than  $\pm 15\text{VDC}$ .

## Wideband and Fast-Settling FET OPERATIONAL AMPLIFIERS

### FEATURES

- **REDUCES WIDEBAND ERRORS**  
 50MHz Gain-bandwidth product ( $ACL \geq 10$ )  
 250V/ $\mu$ s slew rate ( $C_f = 0$ )
- **VERSATILE**  
 Single compensation capacitor allows optimum response  
 True differential input
- **PRESERVES DC ACCURACY**  
 Bias current: 100pA, max  
 Laser-trimmed offset voltage



### DESCRIPTION

The 3551 is designed to offer the user versatility in wideband steady state and fast transient applications. The use of a single external compensation capacitor allows the user to optimize frequency response for maximum bandwidth for a variety of closed loop gains and capacitive loads. The amplifier is stable at closed loop gains of greater than 10V/V, with no external compensation and may be stabilized at all gains with the single 10pF compensation capacitor.

In addition to the excellent dynamic response characteristics, the 3551 also has good DC properties. The use of a monolithic FET input stage gives the 3551 very low input bias and offset currents.

This is in contrast to the high input currents usually associated with fast amplifiers having bipolar input stages. Also, the input offset voltage and offset voltage drift are low as a result of Burr-Brown's laser-trimming techniques.

Unlike many wideband and fast settling amplifiers, the 3551 has a true differential input. This means it can provide its excellent wideband response in the inverting, noninverting, current-to-voltage and difference configurations.

The 3551 is an excellent choice for applications such as fast D/A and A/D converters, high speed comparators and fast sampling circuits, to name just a few.

# SPECIFICATIONS

## ELECTRICAL


Specifications typical at 25°C and ±15VDC Power Supply unless otherwise noted.

MODELS	3551J	3551S
<b>OPEN LOOP GAIN, DC</b>		
No Load	100dB	
1k $\Omega$ , Load min	88dB	
<b>RATED OUTPUT</b>		
Voltage, min	±10V	
Current, min	±10mA	
Open Loop Output Resistance	100 $\Omega$ at 1MHz	
<b>DYNAMIC RESPONSE</b>		
Gain-Bandwidth Product		
Gain = 1000	50MHz	
Gain = 10	50MHz	
Slew Rate $C_r = 0$	250V/ $\mu$ sec	
<b>INPUT OFFSET VOLTAGE</b>		
Initial Offset, 25°C, max vs. Temp <sup>(1)</sup>	±1mV	
vs. Supply Voltage	±50 $\mu$ V/°C	
vs. Time	±500 $\mu$ V/V	
<b>INPUT BIAS CURRENT</b>		
Initial Bias, 25°C, max vs. Temperature	-400pA after full warm-up, doubles every 10°C	
vs. Supply Voltage	±1pA/V	
<b>INPUT DIFFERENCE CURRENT</b>		
Initial Difference, 25°C	±40pA	
<b>INPUT IMPEDANCE</b>		
Differential	10 <sup>11</sup> $\Omega$    3pF	
Common-mode	10 <sup>11</sup> $\Omega$    3pF	
<b>INPUT NOISE</b>		
Voltage, 0.01Hz to 10Hz, p-p	20 $\mu$ V	
Voltage, 10Hz to 10kHz, rms	4 $\mu$ V	
Current, 0.01Hz to 10Hz, p-p	0.2pA	
Current, 10Hz to 10kHz, rms	1.5pA	
<b>INPUT VOLTAGE RANGE</b>		
Common-mode Voltage	± V <sub>CC</sub>   - 5V	
Common-mode Rejection	70dB at +5V, -10V	
Max. Safe Input Voltage	±Supply	
<b>POWER SUPPLY</b>		
Rated Voltage	±15VDC	
Voltage Range, derated	±5VDC to ±20VDC	
Current, quiescent <sup>(1)</sup>	11mA (15mA max)	
<b>TEMPERATURE RANGE</b>		
Specification	0°C to +70°C	-55°C to -125°C
Operating	-55°C to +125°C	-55°C to +125°C
Storage	-65°C to +150°C	

### NOTE

1. The use of a finned heat sink is recommended.

## MECHANICAL TO-99



### NOTE


Leads in true position within 010° (25mm) R @ MMC at seating plane.

Pin numbers shown for reference only. Numbers may not be marked on package.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.165	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500		12.7	
L	.110	.160	2.79	4.06
M	45° BASIC		45° BASIC	
N	.095	.105	2.41	2.67

Pin material and plating composition conform to method 2003 (solderability) of Mil-Std-883 [except paragraph 3.2]


## CONNECTION DIAGRAM





# TYPICAL PERFORMANCE CURVES

$T_A = 25^\circ\text{C}$   $V_S = \pm 15\text{ VDC}$  unless otherwise indicated.


**RECOMMENDED VALUES OF FREQUENCY COMPENSATION CAPACITANCE vs. CLOSED LOOP GAIN**




**SLEW RATE vs. COMPENSATION CAPACITANCE**




**SETTLING TIME vs. CLOSED LOOP GAIN**




**LARGE SIGNAL VOLTAGE FOLLOWER PULSE RESPONSE**




**OUTPUT VOLTAGE vs. FREQUENCY**




**NORMALIZED INPUT BIAS CURRENT vs. TEMPERATURE**




**COMMON-MODE REJECTION vs. FREQUENCY**




**QUIESCENT CURRENT vs. SUPPLY VOLTAGE**




**COMMON-MODE REJECTION vs. SUPPLY VOLTAGE**



**OPEN LOOP GAIN vs. SUPPLY VOLTAGE**



**MAXIMUM POWER DISSIPATION**



# APPLICATIONS

## WIRING RECOMMENDATIONS

In order to fully realize the high frequency performance capabilities of the 3551, proper attention must be given to layout, component selection and grounding. All leads associated with the input and feedback elements should be as short as possible and all connections should be made as close to the amplifier terminals as possible. Input and feedback resistors should be made as small as possible consistent with other circuit constraints. Capacitance from the output to non-inverting input can cause high frequency oscillations, particularly in high gain circuits operating from large source impedances. Careful layout of wiring or PC board patterns is the only satisfactory way of preventing such problems.




FIGURE 1. Proper Grounding Methods.

Provision for phase compensation should always be made on the PC board even if initial calculations and

breadboarding may indicate that none is needed.

In order to prevent high frequency oscillations due to lead inductance the power supply leads should be bypassed. This should be done by connecting a  $10 \mu\text{f}$  tantalum capacitor in parallel with a  $0.001 \mu\text{f}$  ceramic capacitor from pins 7 and 4 to the power supply common.

## INPUT AND OUTPUT VOLTAGE RANGE

Although the 3551 is specified for best operation on power supply voltage of  $\pm 15 \text{ VDC}$ , it will operate with minor performance changes over a power supply voltage range of  $\pm 5 \text{ VDC}$  to  $\pm 20 \text{ VDC}$ . Many of the performance curves show performance of the 3551 when operated from supplies other than  $\pm 15 \text{ VDC}$ .

## INPUT/OUTPUT PROTECTION

All of the amplifiers listed in the specification table are designed to withstand input voltages as high as the supply voltage, without damage to the amplifier. Thus, inputs may be subjected to either supply voltage, in any combination, without damage.

Output stages are internally current limited and will withstand short-circuit-to-ground conditions. However, application of nonzero potential to the output pin may cause permanent damage and should be prevented by the proper precautions.

## SETTLING TIME

Settling time of an amplifier is defined as the total time required, after an input step signal, for the output to "settle" within a specified error band around the final value. This error band is expressed as a percentage of the magnitude of the step transition.

Because settling time is affected by bandwidth which in turn is dependent upon closed loop gain, the settling time of any operational amplifier will be a function of closed loop gain. Settling time vs. gain curves illustrate this effect for the 3551 at several levels of settling accuracy.



**3553**

## **Wideband - Fast-Slewing BUFFER AMPLIFIER**

### **FEATURES**

- GAIN = .99V/V
- OUTPUT CURRENT,  $\pm 200\text{mA}$
- BANDWIDTH, 300MHz
- SLEW RATE, 2000V/ $\mu\text{sec}$
- ELECTRICALLY ISOLATED CASE
- EXTENDS OP AMP DRIVING CAPABILITY WHILE PRESERVING BANDWIDTH & SETTLING TIME

### **DESCRIPTION**

The 3553 is a unity-gain amplifier designed to be used either as a signal buffer, or as the power output stage for an operational amplifier. Because of its wideband response (300MHz, -3dB bandwidth) and fast slewing capability (2000V/ $\mu\text{sec}$ ) the 3553 is capable of following very fast signals. When used inside the feedback loop of an operational amplifier, these high speed characteristics are essential in order to preserve the performance and stability of the feedback amplifier circuit.

With its  $\pm 200\text{mA}$  of output current capability, the 3553 is capable of driving a signal of  $\pm 10\text{V}$  into a  $50\Omega$  load. This power capability, coupled with its extremely high speed and wide bandwidth, makes the 3553 ideally suited for line driving applications where fast pulses or wideband signals are involved.




In addition to its fast/wideband characteristics and high output current, the 3553 has low input offset voltage and drift. This adds to its versatility, particularly in stand-alone buffer amplifier applications.

The 3553 is packaged in a reliable hermetically sealed TO-3 package for environmental ruggedness. The metal case is completely electrically isolated. This simplifies mounting and reduces cost since the need for insulating spacers and bushings is eliminated.

# SPECIFICATIONS


Specifications are typical at +25°C Case Temperature and ± 15 VDC power supply unless otherwise noted.

<b>ELECTRICAL</b>	
<b>MODEL</b>	<b>3553AM</b>
<b>GAIN, DC</b> No Load 50 Ω Load, min	0.98 V/V 0.92 V/V
<b>RATED OUTPUT</b> Voltage, min Current, min Output Resistance	±10 V ±200 mA 1 Ω
<b>DYNAMIC RESPONSE</b> Slew Rate, min Full Power Bandwidth, min Small Signal -3dB Bandwidth Settling Time to 1% to .01%	2000 V/μsec 32 MHz 300 MHz 7.2 nsec 14.5 nsec
<b>INPUT PARAMETERS</b> Input Voltage, linear range Input Voltage, absolute, max Input Impedance Input Bias Current @ +25°C (doubles/±10°C)	±10 V ±Supply Voltage ±111 Ω -200 pA
<b>OUTPUT OFFSET VOLTAGE</b> Initial Offset @ +25°C, max vs. Temperature (average) -25°C to +85°C	±50 mV ±300 μV/°C
<b>POWER SUPPLY</b> Rated Voltage Voltage Range, derated Current, Quiescent, max typ	±15 VDC ±5 VDC to ±20 VDC ±80 mA ±50 mA
<b>TEMPERATURE RANGE (Case)</b> Specification Operation (derate above +120°C Case) Storage θ <sub>JC</sub> Thermal Resistance, junction to case θ <sub>JA</sub> Thermal Resistance, junction to ambient	-25°C to +85°C -55°C to +125°C -65°C to +150°C 6°C/W 33°C/W



# TYPICAL PERFORMANCE CURVES

Typical at 25°C and rated supply voltage unless otherwise noted.



## APPLICATION INFORMATION

### BOOSTER AMPLIFIER

One of the primary applications for the 3553 is that of a current booster for an operational amplifier. The circuit of Figure 1 is typical of such applications. Note that the 3553 is used inside the feedback loop and becomes, effectively, the output stage of the composite amplifier. Because the 3553 has unity voltage gain, wideband response, fast slewing rate, and very little phase delay, the dynamic response of the operational amplifier is virtually unaffected by the addition of the booster.

The already low offset voltage of the 3553 is effectively reduced by a factor equal to the open loop gain of the operational amplifier and becomes a negligible factor in total offset error of the circuit.

Input impedance of the 3553 is extremely high, thus requiring almost no drive current from the operational amplifier. On the other hand, the presence of the 3553 in the circuit increases the output current capability to  $\pm 200$  mA, drastically lowers the output impedance of the loop, and permits the driving of low impedance loads such as a terminated 50 $\Omega$  coaxial line.

Capacitive loads, often a source of instability and oscillations in operational amplifier circuits, are buffered by the presence of the 3553. In driving heavily capacitive loads the slew rate of the 3553 will be seen to decrease. This is due simply to the large currents required by fast voltage slewing in a capacitive load,

$$I_c = C_{load} \frac{dV}{dt}$$

The internal current limit of the 3553 (approximately 600 mA) places a limit on the slewing rate under such conditions.




FIGURE 1. Model 3553 as a power booster.



## BUFFER AMPLIFIER

The 3553 may also be used, as shown in Figure 2, as a unity gain buffer amplifier. No operational amplifier is required in this mode of operation. Since the 3553 is then operated without feedback, its offset voltage and drift are translated to the output. While the gain is not precisely unity in this mode, the accuracy is adequate for many applications.

## INPUT/OUTPUT PROTECTION

The output stage of the 3553 is current limited at approximately 600mA. This will provide a measure of output short circuit protection for the amplifier for a period of time as determined by the heatsinking used, the amplifier's thermal resistance, the ambient temperature, etc. The amplifier's output stage transistors should not be allowed to exceed 150°C (175°C absolute max).

The input stage is designed to allow the application of either supply voltage without damage to the amplifier.

## POWER DISSIPATION

The power dissipation capability of the 3553 varies with ambient temperature and with the type of heat sink used. A heat sink may be used to increase the dissipation capability or to achieve a given dissipation capability at higher temperature. The power derating curve is given in the Typical Performance Curves.

## WIRING RECOMMENDATIONS

No special wiring techniques are necessary with the 3553. However, it is recommended, as a good engineering practice, that the power supply lines be bypassed to common at a point near the amplifier. (A 1.0 $\mu$ F electrolytic in parallel with a 1000pF ceramic is recommended.) If the 3553 is used with a wideband operational amplifier, all leads must be kept as short as possible to minimize stray capacitance and unwanted feedback paths.




FIGURE 2. Model 3553 as a Unity Gain Buffer.

## Wideband - Fast-Settling OPERATIONAL AMPLIFIER

### FEATURES

- SLEW RATE, 1000V $\mu$ sec
- FAST SETTLING, 150nsec. max (to  $\pm 0.05\%$ )
- GAIN-BANDWIDTH PRODUCT, 1.7GHz
- FULL DIFFERENTIAL INPUT

### APPLICATIONS

- PULSE AMPLIFIERS
- TEST EQUIPMENT
- WAVEFORM GENERATORS
- FAST D/A CONVERTERS


### DESCRIPTION

The 3554 is a full differential input, wideband operational amplifier. It is designed specifically for the amplification or conditioning of wideband data signals and fast pulses. It features an unbeatable combination of gain-bandwidth product, settling time and slew rate. It uses hybrid construction. On the beryllia substrate are matched input FETs, thin-film resistors and high speed silicon dice. Active laser trimming and complete testing provide superior performance at a very moderate price.


The 3554 has a slew rate of 1000V/ $\mu$ sec and will output  $\pm 10V$  and  $\pm 100mA$ . When used as a fast

settling amplifier, the 3554 will settle to  $\pm 0.05\%$  of the final value within 150nsec. A single external compensation capacitor allows the user to optimize the bandwidth, slew rate or settling time in the particular application.


The 3554 is reliable and rugged and addresses almost any application when speed and bandwidth are serious considerations. It is particularly a good choice for use in fast settling circuits, fast D/A converters, multiplexer buffers, comparators, waveform generators, integrators, and fast current amplifiers. It is available in several grades to allow selection of just the performance required.




# TYPICAL CIRCUITS




X1 Inverter




X1 Noninverter



X10 Inverter




Settling Time Test Circuit Schematic



X100 Inverter

View from Component Side.  
Shaded area is the pattern side conductor.



Settling Time Test Circuit Layout

**NOTES:**

1. These circuits are optimized for driving large capacitive loads (to 470pF).
2. The 3554 is stable at gains of greater than 55 ( $C_L \leq 100\text{pF}$ ) without any frequency compensation.
3. 45nsec is optimum. Very fast rise times (10-20nsec) may saturate the input stage causing less than optimum settling time performance.

\*Indicates component that may be eliminated when large capacitive loads are not being driven by the device.

# ELECTRICAL SPECIFICATIONS

At T<sub>case</sub> = 25°C and ±15VDC, unless otherwise noted.


PARAMETERS	CONDITIONS	3554AM			3554BM			3554SM			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>OPEN-LOOP GAIN, DC</b> No Load Rated Load		100	106		*	*	*	*	*	*	dB
	R <sub>L</sub> = 100Ω	90	96		*	*	*	*	*	*	dB
<b>RATED OUTPUT</b> Voltage Current Output Resistance, open loop	I <sub>o</sub> = ±100mA V <sub>o</sub> = ±10V f = 10MHz	±10 ±100	±11 ±125		*	*	*	*	*	*	V mA Ω
<b>DYNAMIC RESPONSE</b> Bandwidth (0dB, small signal) Gain-bandwidth Product  Full Power Bandwidth Slew Rate Settling Time	C <sub>F</sub> = 0 C <sub>F</sub> = 0, G = 10 V/V C <sub>F</sub> = 0, G = 100 V/V C <sub>F</sub> = 0, G = 1000 V/V C <sub>F</sub> = 0, V <sub>o</sub> = 20V <sub>p-p</sub> , R <sub>L</sub> = 100Ω C <sub>F</sub> = 0, V <sub>o</sub> = 20V <sub>p-p</sub> , R <sub>L</sub> = 100Ω A = 1 A = 1 A = 1 A = 1	70† 150 425 1000 16 1000	90 225 725 1700 19 1200 60 120 140 200		*	*	*	*	*	*	MHz MHz MHz MHz MHz V/μsec nsec nsec nsec
<b>INPUT OFFSET VOLTAGE</b> Initial offset, T <sub>A</sub> = 25°C vs. Temp (T <sub>A</sub> = -25°C to +85°C) vs. Temp (T <sub>A</sub> = -55°C to +125°C) vs. Supply Voltage			±0.5 ±20 ±80	±2 ±50 ±300		±0.2 ±8	±1 ±15		±0.2 ±12	±1 ±25	mV μV/°C μV/°C μV/V
<b>INPUT BIAS CURRENT</b> Initial bias, 25°C vs. Temp vs. Supply Voltage		0	-10 ** ±1	-50		*	*	*	*	*	pA pA/V
<b>INPUT DIFFERENCE CURRENT</b> Initial difference, 25°C			±2	±10		*	*	*	*	*	pA
<b>INPUT IMPEDANCE</b> Differential Common-mode			10 <sup>11</sup>    2 10 <sup>11</sup>    2			*	*	*	*	*	Ω    pF Ω    pF
<b>INPUT NOISE</b> Voltage, f <sub>c</sub> = 1Hz f <sub>c</sub> = 10Hz f <sub>c</sub> = 100Hz f <sub>c</sub> = 1kHz f <sub>c</sub> = 10kHz f <sub>c</sub> = 100kHz f <sub>c</sub> = 1MHz f <sub>b</sub> = .3Hz to 10Hz f <sub>b</sub> = 10Hz to 1MHz Current, f <sub>b</sub> = .3Hz to 10Hz f <sub>b</sub> = 10Hz to 1MHz	R <sub>S</sub> = 100Ω R <sub>S</sub> = 100Ω R <sub>S</sub> = 100Ω R <sub>S</sub> = 100Ω R <sub>S</sub> = 100Ω R <sub>S</sub> = 100Ω R <sub>S</sub> = 100Ω R <sub>S</sub> = 100Ω R <sub>S</sub> = 100Ω R <sub>S</sub> = 100Ω R <sub>S</sub> = 100Ω	125 50 25 15 10 8 7 2 8 45 2			*	*	*	*	*	*	nV/√Hz nV/√Hz nV/√Hz nV/√Hz nV/√Hz nV/√Hz nV/√Hz μV, p-p μV, rms fA, p-p pA, rms
<b>INPUT VOLTAGE RANGE</b> Common-mode Voltage Range Common-mode Rejection Max. Safe Input Voltage	Linear Operation f = DC, V <sub>CM</sub> = +7V, -10V	44	±(V <sub>CC</sub> +4) 78 ±Supply			*	*	*	*	*	V dB V
<b>POWER SUPPLY</b> Rated Voltage Voltage Range, derated performance Current, quiescent		±5 ±17	±15 ±35	±18 ±45		*	*	*	*	*	VDC VDC mA
<b>TEMPERATURE RANGE (ambient)</b> Specification Operating, derated performance Storage  θ junction-case θ junction-ambient		-25 -55 -65		+85 +125 +150	-25 -55 -65		+85 +125 +150	-55 -55 -65		+125 +125 +150	°C °C °C  °C/W °C/W


\* Specifications same as for 3554AM

\*\* Doubles every +10°C


# TYPICAL PERFORMANCE CURVES

at  $T_C = +25^\circ\text{C}$  and  $\pm 15\text{VDC}$  unless otherwise noted.









\* Includes contribution from source resistance.




\* Includes contribution from source resistance.



\* Includes contribution from source resistance.



## MECHANICAL





DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.510	1.550	38.35	39.37
B	.745	.770	18.92	19.56
C	.300	.400	7.62	10.16
D	.038	.042	0.97	1.07
E	.080	.105	2.03	2.67
F	40° BASIC		40° BASIC	
G	500 BASIC		12.7 BASIC	
H	1.186 BASIC		30.12 BASIC	
J	583 BASIC		15.06 BASIC	
K	.400	.500	10.16	12.70
Q	.151	.161	3.84	4.09
R	.980	1.020	24.89	25.91

Pin material and plating composition conform to Method 2003 (solderability) of Mil-Std-883 [except paragraph 3.2].

NOTE  
Leads in true position within .010" (.25mm) R @ MMC at seating plane.  
Pin numbers shown for reference only.  
Numbers may not be marked on package.

## AMPLIFIER CONNECTIONS



# APPLICATIONS INFORMATION

## WIRING PRECAUTIONS

The 3554 is a wideband, high frequency operational amplifier that has a gain-bandwidth product exceeding 1 Gigahertz. The full performance capability of this amplifier will be realized by observing a few wiring precautions and high frequency techniques.

Of all the wiring precautions, grounding is the most important and is described in an individual section. The mechanical circuit layout also is very important. All circuit element leads should be as short as possible. All printed circuit board conductors should be wide to provide low resistance, low inductance connections and should be as short as possible. In general, the entire physical circuit should be as small as practical. Stray capacitances should be minimized especially at high impedance nodes such as the input terminals of the amplifier. Pin 5, the inverting input, is especially sensitive and all associated connections must be short. Stray signal coupling from the output to the input or to pin 8 should be minimized. A recommended printed circuit board layout is shown with the "Typical Circuits." It also may be used for test purposes as described below.

When designing high frequency circuits low resistor values should be used; resistor values less than  $5.6k\Omega$  are recommended. This practice will give the best circuit performance as the time constants formed with the circuit capacitances will not limit the performance of the amplifier.

## GROUNDING

As with all high frequency circuits a ground plane and good grounding techniques should be used. The ground plane should connect all areas of the pattern side of the printed circuit board that are not otherwise used. The ground plane provides a low resistance, low inductance common return path for all signal and power returns. The ground plane also reduces stray signal pick up. An example of an adequate ground plane and good high frequency techniques is the Settling Time Test Circuit Layout shown with the "Typical Circuits."

Each power supply lead should be bypassed to ground as near as possible to the amplifier pins. A combination of a  $1\mu\text{F}$  tantalum capacitor in parallel with a  $470\text{pF}$  ceramic capacitor is a suitable bypass.

In inverting applications it is recommended that pin 6, the noninverting input, be grounded rather than being connected to a bias current compensating resistor. This assures a good signal ground at the noninverting input. A slight offset error will result; however, because the resistor values normally used in high frequency circuits are small and the bias current is small, the offset error will be minimal.

If point-to-point wiring is used or a ground plane is not, single point grounding should be used. The input signal return and the load signal return and the power supply common should all be connected at the same physical point. This will eliminate any common current paths or ground loops which could cause signal modulation or unwanted feedback.

It is recommended that the case of the 3554 not be grounded during use (it may, if desired). A grounded case will add a slight capacitance to each pin. To an already functional circuit, grounding the case will probably require slight compensation readjustment and the compensation capacitor values will be slightly different from those recommended in the typical performance curves. There is no internal connection to the case.

Proper grounding is the single most important aspect of high frequency circuitry.

## GUARDING

The input terminals of the 3554 may be surrounded by a guard ring to divert leakage currents from the input terminals. This technique is particularly important in low bias current and high input impedance applications. The guard, a conductive path that completely surrounds the two amplifier inputs, should be connected to a low impedance point which is at the input signal potential. It blocks unwanted printed circuit board leakage currents from reaching the input terminals. The guard also will reduce stray signal coupling to the input.

In high frequency applications guarding may not be desirable as it increases the input capacitance and can degrade performance. The effects of input capacitance, however, can be compensated by a small capacitor placed across the feedback resistor. This is described further in the following section.

## COMPENSATION

The 3554 uses external frequency compensation so that the user may optimize the bandwidth or slew rate or settling time for his particular application. Several typical performance curves are provided to aid in the selection of the correct compensation capacitance value. In addition several typical circuits show recommended compensation in different applications.

The primary compensation capacitor,  $C_F$ , is connected between pins 1 and 3. As the performance curves show, larger closed-loop gain configurations require less capacitance and an improved gain-bandwidth product will be realized. Note that no compensation capacitor is required for closed-loop gains above  $55\text{V}/\text{V}$  and when the load capacitance is less than  $100\text{pF}$ .

When driving large capacitive loads,  $470\text{pF}$  and greater,

an additional capacitor,  $C_a$ , is connected between pin 8 and ground. This capacitor is typically 1000pF. It is particularly necessary in low closed loop voltage gain configurations. The value may be varied to optimize performance and will depend upon the load capacitance value. In addition, the performance may be optimized by connecting a small resistance in series with the output and a small capacitor from pin 1 to 5. See the "Typical Circuits" for the X10 Inverter.

The flat high frequency response of the 3554 may be preserved and any high frequency peaking avoided by connecting a small capacitor in parallel with the feedback resistor. This capacitor will compensate for the closed-loop, high frequency, transfer function zero that results from the time constant formed by the input capacitance of the amplifier, typically 2pF, and the input and feedback resistors. Using small resistor values will keep the break frequency of this zero sufficiently high, avoiding peaking and preserving the phase margin. Resistor values less than 5.6k $\Omega$  are recommended. The selected compensation capacitor may be a trimmer, a fixed capacitor or a planned PC board capacitance. The capacitance value is strongly dependent on circuit layout and closed-loop gain. It will typically be 2pF for a clean layout using low resistances (1k $\Omega$ ) and up to 10pF for circuits using larger resistances.

## SETTLING TIME

Settling time is truly a complete dynamic measure of the 3554's total performance. It includes the slew rate time, a large signal dynamic parameter, and the time to accurately reach the final value, a small signal parameter that is a function of bandwidth and open loop-gain. The settling time may be optimized for the particular application by selection of the closed-loop gain and the compensation capacitance. The best settling time is observed in low closed-loop gain circuits. A performance curve shows the settling time to three different error bands.

Settling time is defined as the total time required, from the signal input step, for the output to settle to within the specified error band around the final value. This error band is expressed as a percentage of the magnitude of the output transition.

## SLEW RATE

Slew rate is primarily an output, large signal parameter. It has virtually no dependence upon the closed-loop gain or the bandwidth, per se. It is dependent upon compensation. Decreasing the compensation capacitor value will increase the available slew rate as shown in the performance curve. Stray capacitances may appear to the amplifier as compensation. To avoid limiting the slew rate performance, stray capacitances should be minimized.

## CAPACITIVE LOADS

The 3554 will drive large capacitive loads (up to 1000pF) when properly compensated. See the section on "Compensation." The effect of a capacitive load is to decrease the phase margin of the amplifier. With compensation the amplifier will provide stable operation even with large capacitive loads.

The 3554 is particularly well suited for driving 50 $\Omega$  loads connected via coaxial cables due to its  $\pm 100$ mA output drive capability. The capacitance of the coaxial cable, 29pF/foot of length for RG-58, does not load the amplifier when the coaxial cable or transmission line is terminated in the characteristic impedance of the transmission line.

## OFFSET VOLTAGE ADJUSTMENT

The offset voltage of the 3554 may be adjusted to zero by connecting a 20k $\Omega$  linear potentiometer between pins 4 and 8 with the wiper connected to the positive supply. A small, noninductive potentiometer is recommended. The leads connecting the potentiometer to pins 4 and 8 should be extremely short to avoid stray capacitance and stray signal pickup. Stray coupling from the output, pin 1, to pin 4 (negative feedback) or to pin 8 (positive feedback) should be avoided or oscillation may occur.

The potentiometer is optional and may be omitted when the guaranteed offset voltage is considered sufficiently low for the particular application.

For each microvolt of offset voltage adjusted, the offset voltage temperature drift will change by  $\pm 0.004 \mu\text{V}/^\circ\text{C}$ .

## HEAT SINKING

The 3554 does not require a heat sink for operation in most environments. The use of a heat sink, however, will reduce the internal thermal rise and will result in cooler operating temperatures. At extreme temperature and under full load conditions a heat sink will be necessary as indicated in the "Maximum Power Dissipation" curve. A heat sink with 8 holes for the 8 amplifier pins should be used. Burr-Brown has heat sinks available in three sizes - 3 $^\circ\text{C}/\text{W}$ , 4.2 $^\circ\text{C}/\text{W}$  and 12 $^\circ\text{C}/\text{W}$ . A separate product data sheet is available upon request.

When heat sinking the 3554, it is recommended that the heat sink be connected to the amplifier case and the combination not connected to the ground plane. For a single-sided printed circuit board, the heat sink may be mounted between the 3554 and the nonconductive side of the PC board, and insulating washers, etc., will not be required. The addition of a heat sink to an already functional circuit will probably require slight compensation readjustment for optimum performance due to the change in stray capacitances. The added stray capacitance from the heat sink to each pin will depend on the thickness and type of heat sink used.



## **SHORT CIRCUIT PROTECTION**

The 3554 is short circuit protected for continuous output shorts to common. Output shorts to either supply will destroy the device, even for momentary connections. Output shorts to other potential sources are not recommended as they may cause permanent damage.

## **TESTING**

The 3554 may be tested in conventional operational amplifier test circuits; however, to realize the full performance capabilities of the 3554, the test fixture must not limit the full dynamic performance capability of the

amplifier. High frequency techniques must be employed. The most critical dynamic test is for settling time. The 3554 Settling Time Test Circuit Schematic and a test circuit layout is shown with the "Typical Circuits." The input pulse generator must have a flat topped, fast settling pulse to measure the true settling time of the amplifier. The layout exemplifies the high frequency considerations that must be observed. The layout also may be used as a guide for other test circuits. Good grounding, truly square drive signals, minimum stray coupling and small physical size are important.

Every 3554 is thoroughly tested prior to shipment assuring the user that all parameters equal or exceed their specifications.




3571  
3572

## High Current — High Power OPERATIONAL AMPLIFIERS

### FEATURES

- **HIGH CURRENT**  
Up to 5A Peak, 2A Continuous
- **EASY TO USE**  
Adjustable Current Limits  
Electrically Isolated Case  
Small Size — 8-Pin TO-3 Package
- **HIGH VOLTAGE**  
Up to 70V p-p Output
- **SELF-PROTECTED**  
Self-Contained Automatic Thermal  
Sensing and Shutdown
- **HIGH POWER**  
Delivers up to 70W to Load



## DESCRIPTION

The 3571AM and 3572AM are high output current integrated circuit operational amplifiers. Their performance, ease of use and compact size make them ideal to use in a variety of high current applications. They are especially well suited for driving permanent magnet DC servo and torque motors.

The equivalent circuit for the 3571AM and 3572AM is shown in Figure 1. The design uses a monolithic FET input stage for high input impedance, low bias current, and low voltage drift versus temperature. The high input impedance provides negligible source impedance loading errors when the noninverting circuit configuration is used. The low bias currents minimize offset errors when large values of source and feedback resistors are used.

The input offset voltage at 25°C and the input offset voltage drift versus temperature are compensated by state-of-the-art laser trimming techniques. The offset voltage is low enough so that trimming will not be required in most applications. The excellent input characteristics and the high gain available mean that the use of a preamplifier, sometimes required with other servo type amplifiers, will not be necessary with the 3571AM and 3572AM.

The output stage is a class AB design which provides low distortion and minimizes quiescent current drain. The output circuitry provides for external current limiting resistors for both positive and negative output currents. This allows the user to select the current limit value suited to his particular application. This is especially desirable for driving permanent magnet motors where the high current seen during direction reversal (plugging) can demagnetize the motor.

The 3571AM and 3572AM have been designed to operate over a relatively wide supply range ( $\pm 15\text{VDC}$  to  $\pm 40\text{VDC}$ ) while still maintaining the high output current capability. This allows the user a wide range for the selection of the proper output voltage and current and makes the ampli-

fiers useful for many different types of loads.

The output circuit has a unique protection feature which is practical only in integrated circuit amplifiers - self-contained automatic thermal-sensing and shut-off circuitry which automatically turns the amplifier off when the internal temperature reaches approximately 150°C. This is accomplished by sensing the substrate temperature and deactivating the amplifiers biasing network when the temperature reaches 150°C. As this happens, the output load current limits at a safe value and the amplifier's quiescent current decreases. The output current may remain at a low value or oscillate between two values depending on the amount of power being dissipated and the heat sink conditions seen by the amplifier. In either case, the amplifier will not sustain internal damage and will return to normal operation within a few seconds after the abnormal load condition is removed.

Internal thermal protection removes some of the constraints of power derating for abnormal operating conditions. The amplifier will protect itself for many conditions of excess power dissipation (see Power Derating Curve). This allows the use of a smaller heat sink to protect against abnormal output conditions since the amplifier has its own internal protection for many conditions of excess power dissipation. The output constraints of the Safe Operating Area Curves must still be observed.

The 3571AM and 3572AM have several other features that improve their utility. For instance, the metal case of the units is completely electrically isolated. (This can be contrasted to most power semiconductors where the case is connected to the collector of the device.) This simplifies mounting and reduces cost because the need for insulating spacers and bushings is eliminated. The hermetically sealed package improves reliability and will withstand severe environments better than discrete component amplifiers. The small package size makes mounting more convenient.
















FIGURE 1. Equivalent Circuit



# TYPICAL PERFORMANCE CURVES

Typical  $T_{case} = 25^{\circ}C$  and  $\pm V_{CC} = \pm 35VDC$  unless otherwise noted.



# INSTALLATION AND OPERATING INSTRUCTIONS

## GENERAL PRECAUTIONS

### Current Limiting

It is recommended that during initial amplifier setup, particularly in breadboarding and when a lack of familiarity with the amplifier exists, that the current limit be set at about 250mA ( $R_{SC} \cong 5.6\Omega$ ). This will allow verification of the circuit and will minimize the possibility of damaging the amplifier. Later, when the circuit configuration and connections have been proven, the current limits can be raised to the desired value.

### Minimum Heat Sink

The 3571AM and 3572AM require a minimum heat sink of  $16^\circ\text{C/W}$  or lower in order to insure thermal stability (mounting on a  $3" \times 3" \times 0.06"$  piece of 80% copper-clad printed circuit board material will be sufficient). Normally this will not be a consideration since a larger heat sink will be used to provide the proper power dissipation as described in the Thermal Considerations section which follows.

### Proper Grounding and Power Supply Bypassing

Particular attention should be given to proper grounding practices because the large output currents can cause significant grounding-loop errors. Proper connections are shown in Figure 2.




FIGURE 2. Proper Power Supply Connections.

Note that the connections are such that the load current does not flow through the wire connecting the signal ground point to the power supply common. Also, power supply and load leads should be physically separated from the amplifier input and signal leads.

The amplifier power supply should be bypassed with  $50\mu\text{F}$  tantalum capacitors connected in parallel with  $0.01\mu\text{F}$  ceramic capacitors connected as close to pins 3 and 6 as possible. The capacitors should be connected to the load ground rather than the signal ground.

### CURRENT LIMITS

The amplifiers are designed so that both the positive and negative load current limits can be adjusted with external resistors,  $R_{+SC}$  and  $R_{-SC}$  respectively. The value of the resistors are given by the following equations:

$$R_{+SC} = \frac{1.3 \text{ (volts)}}{I_{\text{limit}} \text{ (amps)}}, \quad R_{-SC} = \frac{1.5 \text{ (volts)}}{I_{\text{limit}} \text{ (amps)}}$$

$I_{\text{limit}}$  is the desired maximum current. The maximum power dissipation of the resistors is  $P_{\text{max}} = R_{SC} (I_{\text{limit}})^2$ . The current limits determined by the equations above are accurate to about  $\pm 10\%$ . The variation of  $I_{\text{limit}}$  versus temperature is shown in the Typical Performance Curves. Both  $+V_{CC}$  and  $-V_{CC}$  must be on for the current limits to function.

To avoid introducing unwanted inductance into the current limit circuitry, which may introduce oscillations and permanent damage, both current limit resistors must be noninductive. Do not use wire wound resistors. Carbon composition resistors are preferred and paralleling them can provide a wide current limit range at the wattage needed.

The maximum value of the negative current limit resistor is  $15\Omega$  (100mA, min). Exceeding this value, or an open circuit, could permanently damage the internal  $75\Omega$ , thin-film resistor which parallel  $R_{-SC}$ .

The amplifier should be used with as low a current limit as possible for the particular application. This will minimize the chance of damaging the amplifier under abnormal load conditions and increase reliability by limiting the internal power dissipation of the amplifier.

### THERMAL CONSIDERATIONS

The 3571AM and 3572AM are rated for  $150^\circ\text{C}$  maximum junction temperature. The thermal resistance from junction to case ( $\theta_{JC}$ ) is  $2.5^\circ\text{C/W}$ . The corresponding Power Derating Curve is given in the Typical Performance Curves.

The internal power dissipation of the amplifier is given by the equation  $P_D = P_{DQ} + P_{DL}$ , where  $P_{DQ}$  is the quiescent power dissipation and  $P_{DL}$  is the power dissipated in the output stage due to the load. (For  $\pm V_{CC} = \pm 40\text{V}$ ,  $P_{DQ} = 80 \times 0.035 = 2.8\text{W}$ , max). For the case where the amplifier is driving a grounded load ( $R_L$ ) with a DC voltage ( $\pm V_{\text{out}}$ ) the maximum value of  $P_{DL}$  occurs at  $\pm V_{\text{out}} = \pm V_{CC}/2$  and is equal to  $P_{DL, \text{max}} = (\pm V_{CC})^2 / 4R_L$ . Figure 3 shows  $P_D$  as function of the output voltage with the load resistance as a running parameter.




FIGURE 3. Internal Power Dissipation vs. Output Voltage.

$P_{DI}$  for any other value of  $V_{out}$  can be computed from

$$P_{DI} = (\pm V_{CC} - \pm V_{out}) \cdot I_L = (\pm V_{CC} - \pm V_{out}) \left( \frac{\pm V_{out}}{R_L} \right)$$

The use of an adequate heat sink is mandatory and thermal resistance of the heat sink ( $\theta_{hs}$ ) can be determined from the equation:

$$\theta_{hs} = (T_J - T_A) / P_D - \theta_{jc}$$

where  $T_J$  is the desired amplifier junction temperature (+150°C, max),  $T_A$  is the ambient temperature,  $P_D$  is the amplifiers dissipation,  $P_D = P_{DIO} + P_{DI}$ , and  $\theta_{jc}$  is the junction to case thermal resistance of the amplifier. Burr-Brown Application Note AN-83 entitled, "How to Determine What Heat Sink to Use", is available for additional information.

The electrically isolated case of the 3571AM and 3572AM simplifies mounting the amplifiers to the heat sink (and the heat sink to any other assemblies) since there is no need for electrical insulation. Thermal joint compound and lock washers should be used to prevent mechanical relaxation due to thermal stresses.

## Safe Operating Area

There are additional constraints on the output voltage and current other than those just due to the maximum internal power dissipation of the amplifiers. These are related to the prevention of secondary breakdown in the output stage transistors. These restrictions are shown in the Safe Operating Area Curves in the Typical Performance Curves.





## Application Constraint

Because of the possibility of damaging the output stage if frequency instability (oscillations) occurs, applications with an inductive load which will activate the current limit of the amplifier, are limited to a load impedance phase angle of less than 60°C leading, over the frequency band of 10kHz to 100kHz. Increasing the load's series resistance will decrease the angle, if necessary. Larger inductive loads may be applied if current limit is not activated.

## Frequency Compensation

The optimum value of the compensation capacitor is 1000pF. A  $\pm 20\%$  tolerance ceramic capacitor is recommended. The compensation capacitor should be used with all circuit configurations and at all amplifier gains (see note on Connection Diagram).

## TYPICAL APPLICATIONS





**3573**

## High Current - High Power OPERATIONAL AMPLIFIER

### FEATURES

- HIGH OUTPUT POWER  
100 Watts Peak  
40 Watts Continuous
- WIDE SUPPLY RANGE  
 $\pm 10$  to  $\pm 34$  Volts
- HIGH OUTPUT CURRENT  
 $\pm 5$  Amps Peak  
 $\pm 2$  Amps Continuous
- SMALL SIZE: TO-3 PACKAGE
- LOW COST

### APPLICATIONS

- DC MOTORS
- AC MOTORS
- ACTUATORS
- ELECTRONIC VALVES
- SYNCROS

### DESCRIPTION

If you need to supply 100 watts peak or 40 watts continuous, yet must choose a small, easy to use op amp, you'll find the 3573 a logical solution. This hybrid IC delivers  $\pm 5A$  peak minimum at  $\pm 20V$  minimum to the load when operated from  $\pm 28V$  power supplies. The design of this op amp has been optimized for low cost while preserving moderately good input and distortion characteristics.

Output circuitry provides for external current limiting resistors for both positive and negative currents. This allows current limits to be set to values dictated by the op amp's application. 3573 is

internally frequency compensated and is unconditionally stable with capacitive loads to 3300pF.

Housed in a small, rugged, hermetically sealed 8-lead TO-3 package, 3573 will withstand severe environments far better than discrete component amplifiers. The metal case is completely electrically isolated from the amplifier circuitry. Thus, mounting is easier (no isolation washers or spacers) and the hazards of a case connected to the output or supply voltage is eliminated.



# ELECTRICAL SPECIFICATIONS

At  $T_{case} = 25^{\circ}\text{C}$  and  $\pm V_{CC} = \pm 28\text{VDC}$  unless otherwise noted.


PARAMETER	CONDITIONS	3573AM			UNITS
		MIN	TYP	MAX	
OPEN LOOP GAIN, DC	$R_L \geq 30\Omega$	94	115		dB
<b>RATED OUTPUT</b> Power to Load <sup>(1)</sup> Continuous Peak Output Current Continuous Peak Output Voltage	$I_{out} = \pm 5\text{A}^{(4)}$	40 100  $\pm 2$ $\pm 5$ $\pm 20$	   $\pm 23$		W W A A V
<b>DYNAMIC RESPONSE</b> Bandwidth, Unity Gain Full Power Bandwidth Slew Rate	Small Signal	15 1.35	1 23 1.5		MHz kHz V $\mu\text{s}$
<b>INPUT OFFSET VOLTAGE</b> Initial Offset vs Temperature vs Supply Voltage	$-25^{\circ}\text{C} \leq T_{case} \leq 85^{\circ}\text{C}$		$\pm 5$ $\pm 10$ $\pm 35$	$\pm 10$ $\pm 65$	mV $\mu\text{V}/^{\circ}\text{C}$ $\mu\text{V}/\text{V}$
<b>INPUT BIAS CURRENT</b> Initial vs Temperature vs Supply Voltage	$T_{case} = 25^{\circ}\text{C}$		15 $\pm 0.05$ $\pm 0.02$	40	nA nA $^{\circ}\text{C}$ nA V
<b>INPUT DIFFERENCE CURRENT</b> Initial vs Temperature	$T_{case} = 25^{\circ}\text{C}$ $-25^{\circ}\text{C} \leq T_{case} \leq 85^{\circ}\text{C}$		$\pm 5$ $\pm 0.01$	$\pm 10$	nA nA $^{\circ}\text{C}$
<b>INPUT IMPEDANCE</b> Differential Common-mode			10 250		M $\Omega$ M $\Omega$
<b>INPUT NOISE</b> Voltage Noise Current Noise	$f_n = 0.3\text{Hz to } 10\text{kHz}$ $f_n = 10\text{Hz to } 10\text{kHz}$ $f_n = 0.3\text{Hz to } 10\text{kHz}$ $f_n = 10\text{Hz to } 10\text{kHz}$		3 5 20 4.5		$\mu\text{V p-p}$ $\mu\text{Vrms}$ pA p-p pA rms
<b>INPUT VOLTAGE RANGE</b> Common-mode Voltage Common-mode Rejection	Linear Operation $f = \text{DC}, V_{CM} = \pm 22$	$\pm(V_{CC}-6)$ 70	$\pm(V_{CC}-3)$ 110		V dB
<b>POWER SUPPLY</b> Rated Voltage Voltage Range, derated Current, quiescent		$\pm 10$	$\pm 28$ $\pm 2.6$	$\pm 34$ $\pm 5$	V V mA
<b>TEMPERATURE RANGE</b> Specification Operating, derated performance Storage		-25 -25 -65		+85 +85 +150	$^{\circ}\text{C}$ $^{\circ}\text{C}$ $^{\circ}\text{C}$

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage Range	$\pm 34\text{VDC}$
Internal Power Dissipation <sup>(1)</sup>	45W
Differential Input Voltage <sup>(2)</sup>	$\pm 62\text{VDC}$
Input Voltage Range <sup>(3)</sup>	$\pm 31\text{VDC}$
Storage Temperature Range	$-65^{\circ}\text{C to } 150^{\circ}\text{C}$
Lead Temperature (soldering, 10 sec)	$300^{\circ}\text{C}$
Output Short-Circuit Duration <sup>(3)</sup>	Continuous
Junction Temperature	$150^{\circ}\text{C}$

- Package must be derated based on a junction to case thermal resistance of  $2.8^{\circ}\text{C}/\text{W}$ , or a junction to ambient thermal resistance of  $30^{\circ}\text{C}/\text{W}$ .
- For supply voltages less than  $\pm 34\text{VDC}$ , the absolute maximum voltage is three volts less than supply voltage.
- Safe Operating Area and Power Derating Curves must be observed.
- With  $R_{SC} = 0$ .

## MECHANICAL




NOTE: Leads in true position within  $.010"$  ( $.25\text{mm}$ ) R at seating plane.

Pin numbers shown for reference only. Numbers may not be marked on package.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.510	1.550	38.35	39.37
B	.745	.770	18.92	19.56
C	.240	.290	6.10	7.37
D	.038	.042	.97	1.07
E	.080	.105	2.03	2.67
F	40° BASIC		40° BASIC	
G	.500 BASIC		12.7 BASIC	
H	1.186 BASIC		30.12 BASIC	
J	.593 BASIC		15.06 BASIC	
K	.400	.500	10.16	12.70
Q	.151	.161	3.84	4.09
R	.980	1.020	24.89	25.91


## CONNECTION DIAGRAM




# TYPICAL PERFORMANCE CURVES

(Typical at 25°C case and  $\pm V_{CC} = \pm 28$  VDC unless otherwise noted.)


**POWER DERATING CURVE**




**SAFE OPERATING AREA**




**CURRENT LIMITING**




**OPEN LOOP FREQUENCY RESPONSE**




**OUTPUT VOLTAGE VS FREQUENCY**




**HARMONIC DISTORTION**




**VOLTAGE FOLLOWER PULSE RESPONSE**




**COMMON MODE REJECTION VS FREQUENCY**




**INPUT BIAS CURRENT VS TEMPERATURE**




**OUTPUT VOLTAGE SWING VS POWER SUPPLY VOLTAGE**



**QUIESCENT CURRENT VS POWER SUPPLY VOLTAGE**



**OPEN LOOP GAIN VS POWER SUPPLY VOLTAGE**



# INSTALLATION AND OPERATING INSTRUCTIONS

## GENERAL PRECAUTIONS

### CURRENT LIMITING

It is recommended that during initial amplifier setup, particularly in breadboarding and when a lack of familiarity with the amplifier exists, that the current limit be set at about 250mA ( $R_{sc} \cong 2.6\Omega$ ). This will allow verification of the circuit and will minimize the possibility of damaging the amplifier. Later, when the circuit configuration and connections have been proven, the current limits can be raised to the desired value.

### PROPER GROUNDING & POWER SUPPLY BYPASSING

Particular attention should be given to proper grounding practices because the large output currents can cause significant ground loop errors. Figure 1 illustrates proper connections.




FIGURE 1. Proper Power Supply Connections.

Note that the connections are such that the load current does not flow through the wire connecting the signal ground point to the power supply common. Also, power supply and load leads should be run physically separated from the amplifier input and signal leads.

The amplifier should be power supply bypassed with 50 $\mu$ F tantalum capacitors connected in parallel with 0.01  $\mu$ F ceramic capacitors connected as close to pins 3 and 6 as possible. The capacitors should be connected to the load ground rather than the signal ground.

## CURRENT LIMITS

The amplifier is designed so that both the positive and negative load current limits can be adjusted with external resistors,  $R_{sc}$  and  $R_{sc}$  respectively. The value of the resistors are given by the following equation:

$$R_{sc} = \frac{0.65 \text{ (volts)}}{I_{limit} \text{ (amps)}}$$

$I_{limit}$  is the desired maximum current. The maximum power dissipation of the resistors is  $P_{max} = R_{sc} (I_{limit})^2$ . The current limits determined by the equations above are accurate to about  $\pm 10\%$ . The variation of  $I_{limit}$  vs temperature is shown in the Typical Performance Curves.

The amplifier should be used with as low a current limit as possible for the particular application. This will minimize the chance of damaging the amplifier under abnormal load conditions and increase reliability by limiting the internal power dissipation of the amplifier.

## THERMAL CONSIDERATIONS

The 3573AM is rated for 150°C maximum junction temperature. The thermal resistance from junction to case ( $\theta_{jc}$ ) is 2.8°C/W per watt. The corresponding Power Derating Curve is given in the Typical Performance Curves section.

The internal power dissipation of the amplifier is given by the equation  $P_D = P_{DQ} + P_{DL}$  where  $P_{DQ}$  is the quiescent power dissipation and  $P_{DL}$  is the power dissipated in the output stage due to the load.

The thermal resistance of the required heat sink ( $\theta_{hs}$ ) can be determined from the equation:

$$\theta_{hs} = \frac{T_J - T_A}{P_D} - \theta_{jc}$$

where  $T_J$  is the desired amplifier junction temperature (+150°C max),  $T_A$  is the ambient temperature,  $P_D$  is the amplifier's dissipation,  $P_D = P_{DQ} + P_{DL}$ , and  $\theta_{jc}$  is the junction to case thermal resistance of the amplifier.

The electrically isolated case of the 3573AM simplifies mounting the amplifiers to the heat sink (and the heat sink to any other assemblies) since there is no need for electrical insulation. Thermal joint compound and lock washers should be used to prevent mechanical relaxation due to thermal stresses.

## SAFE OPERATING AREA

There are additional constraints on the output voltage and current other than those just due to the maximum internal power dissipation of the amplifiers. These are related to the prevention of secondary breakdown in the output stage transistors. These restrictions are shown in the SAFE OPERATING AREA CURVES in the Typical Performance Curves.



**3580**  
**3581**  
**3582**

For a /883B version of this product, see OPA8780/883B in the Military Products section.

## High Voltage OPERATIONAL AMPLIFIERS

### FEATURES

- **HIGH OUTPUT SWINGS**, up to  $\pm 145\text{V}$  (3582)
- **LARGE LOAD CURRENTS**, up to  $\pm 60\text{mA}$  (3580)
- **DIFFICULT TO DAMAGE**, automatic thermal shutoff
- **REDUCES SOURCE LOADING**,  $10^{11}\Omega$  Input Z
- **PRESERVES SYSTEM ACCURACY**, 110dB CMR 20pA bias current


### DESCRIPTION

The 3580 series is the first family of Integrated Circuit operational amplifiers which will provide output voltage swings of up to  $\pm 145\text{V}$ .

The monolithic FET input stage has low bias currents (20pA) which minimizes the offset voltages caused by the bias current and the large resistance normally associated with high voltage circuits.

The 3580 series is packaged in a TO-3 package which will dissipate over 3W of power without a heat sink and 4.5W with a suitable heat sink.

The input stage is protected against overvoltages and the output stage is protected against short-circuits-to-ground. A special thermal sensing circuit prevents damage to the amplifier by automatically shutting the amplifier down when too much power is being dissipated.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 748-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6401

# THEORY OF OPERATION




FIGURE 1. Simplifier Schematic of 3580.




FIGURE 2. Simplified Schematic of 3581 and 3582.




FIGURE 3. Operation from a Single Supply.

The 3580 family of integrated circuit high voltage amplifiers provides performance which previously was only available in bulky modular packages (see Figures 1 and 2). In addition to the smaller size and inherent reliability, the integrated circuit construction offers other

advantages not normally available in modular or discrete component units. The amplifiers have thermal sensing and shut-off circuitry which automatically turns the amplifier off when the internal temperature reaches approximately 150°C. This is accomplished by sensing the substrate temperature and deactivating the input stage current source when the temperature reaches a critical level. As this happens, the output load current limits at a safe value and the amplifier's quiescent current decreases.

If the cause of the abnormal power dissipation is continuous (such as a short circuit across the load) the output current may remain at a low value or oscillate between two values depending on the amount of power being dissipated and the heat sink conditions seen by the amplifier. In either case, the amplifier will not sustain internal damage and will return to normal operation within a few seconds after the abnormal condition is removed.

The incorporation of thermal sensing and shut-off in the amplifier will allow the use of a smaller heat sink than would otherwise be required. This is due to the fact that the amplifier will protect itself and does not require a massive heat sink for protection under abnormal conditions:

Another unique feature of the 3580 family is the thorough testing of the unit receiver. In addition to the normal tests, all amplifiers are 100% tested for input protection at the full rated differential voltage (+V<sub>CC</sub> -V<sub>CC</sub>). Each unit is also 100% tested for output short circuit to common at maximum supply voltage.

The 3581 and 3582 have a unique feature that is important in many high voltage applications. In these two models the input bias current is virtually independent of the applied common-mode voltage. This is accomplished by the true cascode input stage which keeps the drain-to-source voltage of the input transistors constant as the common-mode voltage changes.

## OPERATION FROM A SINGLE SUPPLY

It may be desirable in some applications to operate the amplifiers from a single supply. The circuit in Figure 3 illustrates a typical application.

Note that there are restrictions on the input and output voltages ( $e_1$  and  $e_0$ ) which are necessary in order to keep the amplifier circuits operating in a linear manner.

It should be noted that when the 3581 and 3582 amplifiers are operated from a single supply, the output stage, which is still short-circuit-current limited and thermally protected, is not protected against short circuits to ground (the 3580 will still be short circuit protected under these conditions). When the amplifiers are operated from a single supply, the voltage across one of the output transistors is high enough that secondary breakdown is a consideration. The output current must be limited in order to prevent damage. This can be done by keeping the load resistor larger than 5kΩ for the 3582 and greater than 1kΩ for the 3581.


# SPECIFICATIONS

<b>ELECTRICAL</b>			
Typical at T <sub>CASE</sub> = +25°C max unless otherwise noted.			
<b>MODELS</b>	3580J	3581J	3582J
<b>POWER SUPPLY</b>			
Voltage, ±V <sub>CC</sub>	±15VDC to ±35VDC	±32VDC to ±75VDC	±70VDC to ±150VDC
Quiescent Current, max	±10mA	±8mA	±6.5mA
<b>RATED OUTPUT</b>			
Voltage, ± V <sub>CC</sub>   -5 VDC, min	±10VDC to ±30VDC	±27VDC to ±70VDC	±65VDC to ±145VDC
Current, min	±60mA	±30mA	±15mA
Current, Short Circuit	±100mA	±50mA	±25mA
Load Capacitance, max		10nF	
<b>OPEN-LOOP GAIN</b>			
No Load, DC	106dB	112dB	118dB
Rated Load, DC, min	86dB	94dB	100dB
<b>FREQUENCY RESPONSE</b>			
Unity Gain Bandwidth, Small Signal	100kHz	5MHz, min	30kHz
Full Power Bandwidth		60kHz	
Slew Rate	15V/μs	20V/μs	20V/μs
Settling Time, 0.1%		12μs	
<b>INPUT OFFSET VOLTAGE</b>			
Initial at T <sub>CASE</sub> = +25°C, max	±10mV	±3mV	±3mV
Drift vs Temp, max	±30μV/°C	±25μV/°C	±25μV/°C
Drift vs Supply Voltage	100μV/V	20μV/V	20μV/V
Drift vs Time	100μV/mo	50μV/mo	50μV/mo
<b>INPUT BIAS CURRENT</b>			
Initial at T <sub>CASE</sub> = +25°C, max	-50pA	-20pA	-20pA
Drift vs Temp		doubles every 10°C	
Drift vs Supply Voltage	0.5pA/V	0.2pA/V	0.2pA/V
<b>INPUT OFFSET CURRENT</b>			
Initial at T <sub>CASE</sub> = +25°C, max		±20pA	
Drift vs Temp		doubles every 10°C	
Drift vs Supply Voltage	0.5pA/V	0.2pA/V	0.2pA/V
<b>INPUT IMPEDANCE</b>			
Differential		10 <sup>11</sup> Ω, 10pF	
Common-mode		10 <sup>11</sup> Ω	
<b>INPUT NOISE</b>			
Voltage 0.01Hz to 10Hz, p-p		5μV	
10Hz to 1kHz, rms	1μV	1.7μV	1.7μV
Current 0.01Hz to 10Hz, p-p	1pA	0.3pA	0.3pA
<b>INPUT VOLTAGE RANGE</b>			
Max Safe Differential Voltage <sup>(1)</sup>		+V <sub>CC</sub> - -V <sub>CC</sub>	
Max Safe Common-mode Voltage		+V <sub>CC</sub> to -V <sub>CC</sub>	
Common-mode Voltage, Linear Operation	± V <sub>CC</sub> -8 V	± V <sub>CC</sub> -10 V	± V <sub>CC</sub> -10 V
Common-mode Rejection	86dB	110dB	110dB
<b>TEMPERATURE Case</b>			
Specification		0°C to 70°C	
Operating		-55°C to +125°C	
Storage		-55°C to +150°C	

**NOTE:**

1. On Models 3581 and 3582 the inputs may be damaged by pulses at pins 5 or 6 with  $dV/dt \geq 1V/ns$ . Any possible damage can be eliminated by limiting the input current to 150mA with external resistors in series with those pins. No external protection is needed for slower voltage.

## MECHANICAL



NOTE:  
Leads in true position within .010"  
(.25mm) R @ MMC at seating plane.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.510	1.550	38.35	39.37
B	.745	.770	18.92	19.56
C	.300	.400	7.62	10.16
D	.038	.042	0.97	1.07
E	.080	.105	2.03	2.67
F	40° BASIC		40° BASIC	
G	.500 BASIC		12.7 BASIC	
H	1.186 BASIC		30.12 BASIC	
J	.593 BASIC		15.06 BASIC	
K	.400	.500	10.16	12.70
Q	.151	.161	3.84	4.09
R	.980	1.020	24.89	25.91


Pin material and plating composition conform to Method 2003 (solderability) of Mil-Std-883 [except paragraph 3.2].

ORDER NUMBER: 3580J  
3581J  
3582J

WEIGHT: 15 GRAMS  
CASE: METAL

## PIN CONFIGURATION













TOP VIEW



\*The case is electrically isolated. It is recommended that the case be grounded during use.

# TYPICAL PERFORMANCE CURVES

T<sub>case</sub> = 25°C and V<sub>CC</sub> max unless otherwise noted.



## High Voltage - High Current OPERATIONAL AMPLIFIER

### FEATURES

- **HIGH OUTPUT SWINGS.** Up to  $\pm 140V$
- **LARGE LOAD CURRENTS,**  $\pm 75mA$
- **PROTECTED OUTPUT STAGE,** Automatic Thermal Shutoff
- **REDUCES SOURCE LOADING,**  $10^{11}\Omega$  Input Z
- **PRESERVES SYSTEM ACCURACY,** 110dB CMR 20pA Bias Current

### APPLICATIONS

- **PROGRAMMABLE POWER SUPPLY  
 OUTPUT AMPLIFIER**
- **HIGH VOLTAGE CURRENT SOURCE**
- **POWER BOOSTER**
- **HIGH VOLTAGE INTEGRATOR**
- **DIFFERENTIAL AMPLIFIER FOR HIGH  
 COMMON-MODE VOLTAGE CIRCUITS**

### DESCRIPTION


The 3583 is the first integrated circuit operational amplifier to provide output voltage swings of  $\pm 140V$  with currents as high as  $\pm 75mA$ .

The amplifier operates over a wide supply range ( $\pm 50VDC$  to  $\pm 150VDC$ ) and has excellent input characteristics (110dB CMR, 3mV  $V_{OS}$ ,  $25\mu V/^{\circ}C$   $\Delta V_{OS}/\Delta T$ ).

The monolithic FET input stage has low bias current (20pA) which minimizes the offset voltages caused by the bias current and the large resistances normally associated with high voltage circuits.

The input stage is protected against overvoltages and the output stage is protected against short-circuits to ground for supply voltages below  $\pm 100VDC$ . A special thermal sensing circuit prevents damage to the amplifier by automatically shutting the amplifier down when too much power is being dissipated.

Two temperature ranges are available:  $0^{\circ}C$  to  $+70^{\circ}C$  (3583JM) and  $-25^{\circ}C$  to  $+85^{\circ}C$  (3583AM).





# SPECIFICATIONS

## ELECTRICAL


Specifications typical at  $T_{CASE} = +25^{\circ}C$  and  $\pm V_{CC} = 150VDC$  unless otherwise noted.

MODELS	3583AM	3583JM
<b>POWER SUPPLY</b>		
Voltage, $\pm V_{CC}$	$\pm 50VDC$ to $\pm 150VDC$	
Quiescent Current, max	8.5mA	
<b>RATED OUTPUT</b>		
Voltage, $\pm  V_{CC}  - 10VDC$ , min	$\pm 40VDC$ to $\pm 140VDC$	
Current, min	$\pm 75mA$	
Current, Short Circuit	$\pm 100mA$	
Load Capacitance, max	10nF	
<b>OPEN-LOOP GAIN</b>		
No Load, DC	118dB	
Rated Load, DC	94dB, min; 105dB, typ	
<b>FREQUENCY RESPONSE</b>		
Unity Gain Bandwidth, Small Signal	5MHz	
Full Power Bandwidth, $R_L = 10k\Omega$	60kHz	
Slew Rate	30V/ $\mu$ sec	
Settling Time, 0.1%	12 $\mu$ sec	
<b>INPUT OFFSET VOLTAGE</b> $T_A = +25^{\circ}C$		
Initial at $25^{\circ}C$ , max	$\pm 3mV$	
Drift vs Temp, max	$\pm 23\mu V/^{\circ}C$	
Drift vs Supply Voltage	$\pm 20\mu V/V$	
Drift vs Time	$\pm 50\mu V/mo$	
<b>INPUT BIAS CURRENT</b>		
Initial at $25^{\circ}C$ , max	-20pA	
Drift vs Temp	doubles every $10^{\circ}C$	
Drift vs Supply Voltage	0.2pA/V	
<b>INPUT OFFSET CURRENT</b>		
Initial at $25^{\circ}C$	$\pm 20pA$	
Drift vs Temp	doubles every $10^{\circ}C$	
Drift vs Supply Voltage	0.2pA/V	
<b>INPUT IMPEDANCE</b>		
Differential	$10^{11}\Omega    10pF$	
Common-mode	$10^{11}\Omega$	
<b>INPUT NOISE</b>		
Voltage 0.01Hz to 10Hz, p-p	5 $\mu V$	
10Hz to 1kHz, rms	1.7 $\mu V$	
Current 0.01Hz to 10Hz, p-p	0.3pA	
<b>INPUT VOLTAGE RANGE</b>		
Max Safe Differential Voltage(1)	$(+V_{CC} +) -V_{CC}$	
Max Safe Common-mode Voltage	$+V_{CC}$ to $-V_{CC}$	
Common-mode Voltage, Linear Operation	$\pm  V_{CC}  - 10V$	
Common-mode Rejection	110dB	
<b>TEMPERATURE RANGE (Case)</b>		
Specification	-25 $^{\circ}C$ to +85 $^{\circ}C$   0 $^{\circ}C$ to 70 $^{\circ}C$	
Operating	-55 $^{\circ}C$ to +125 $^{\circ}C$	
Storage	-55 $^{\circ}C$ to +125 $^{\circ}C$	

**NOTES:**

- The inputs may be damaged by pulses at pins 5 or 6 with  $dV/dt \geq 1V/nsec$ . Any possible damage can be eliminated by limiting the input current to 150mA with external resistors in series with those pins. No external protection is needed for slower voltage changes.

## MECHANICAL



**NOTE:**  
Leads in true position within .010"  
(.25mm) R @ MMC at seating plane.

Pin numbers shown for reference only.  
Numbers may not be marked on package.


**ORDER NUMBER:**  
3583AM 3583JM

**WEIGHT:**  
15.1 Grams

**MATING CONNECTOR:**  
0803MC

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.510	1.550	38.35	39.37
B	.745	.770	18.92	19.56
C	.240	.290	6.10	7.37
D	.038	.042	0.97	1.07
E	.060	.105	2.03	2.67
F	40 $^{\circ}$ BASIC		40 $^{\circ}$ BASIC	
G	.500 BASIC		12.7 BASIC	
H	1.186 BASIC		30.12 BASIC	
J	.583 BASIC		15.06 BASIC	
K	.400	.500	10.16	12.70
Q	.151	.161	3.84	4.09
R	.980	1.020	24.89	25.91













## CONNECTION DIAGRAM



\* No internal connection.  
The metal case is electrically isolated.  
It is recommended that the case be grounded during use.

# TYPICAL PERFORMANCE CURVES

Typical at  $T_{CASE} = +25^{\circ}C$  and  $\pm V_{CC} = 150VDC$  unless otherwise noted



## APPLICATIONS INFORMATION

The 3583 is a high voltage, high output current integrated circuit operational amplifier. Its ease of use, compact size, and excellent input and output specifications makes it well suited for a wide variety of high voltage applications.

The equivalent circuit for the 3583 is shown in Figure 1. The design uses a monolithic FET input stage for high input impedance, low bias current, and low voltage drift versus temperature. The offset voltage at 25°C and the drift versus temperature are compensated by state-of-the-art laser-trimming techniques. They are low enough so that user-trimming will not be required in most applications. The high input impedance provides negligible source impedance loading errors when the noninverting circuit configuration is used. The low bias currents minimize offset errors when large values of source and feedback resistors are used.




FIGURE 1. 3583 Equivalent Circuit.

A true cascade input stage is used together with considerable protection circuitry. There are voltage limiting transistors to prevent damage due to reverse bias breakdown of the input pair and current limiting resistors to limit the input current to 1mA with the inputs at  $\pm 150$  volts. The units are conservatively rated (and 100% tested) at full rated differential voltage (+150V and -150V) but typically will withstand a 50% overvoltage without damage.

The unit operates over a wide supply range ( $\pm 50V$  to  $\pm 150V$ ) with outstanding common-mode rejection (110dB). It also has another feature which is important in many high voltage applications. The input bias current is virtually independent of applied common-mode voltage. The output circuit has a unique protection feature which is only practical in integrated-circuit amplifiers - self-contained automatic thermal sensing and shutoff circuitry which automatically turns the amplifier off when the internal temperature reaches approximately 150°C. This is accomplished by sensing the substrate temperature and deactivating the amplifier's biasing network when the temperature reaches 150°C. As this happens, the output load current limits at a safe value and the amplifier's quiescent current decreases. The output current will remain at a low value or oscillate between two values depending on the amount of power being dissipated and the heat sink conditions seen by the amplifier. In either case, the amplifier will not sustain internal damage and will return to normal operation within a few seconds after the abnormal load condition is removed.

The internal thermal protection removes some of the constraints of power derating for abnormal operating conditions. The amplifier will protect itself for many conditions of excess power dissipation (see the Power Derating Curve). This allows the use of a smaller heat sink to protect against abnormal output conditions since the amplifier has its own internal protection for many conditions of excess power dissipation. The output constraints of the Recommended Safe Operating Area curves must still be observed.

The 3583 has several other features that improve its utility. For instance, the metal case of the unit is completely electrically isolated. (This can be contrasted to most power semiconductors where the case is connected to the collector of the device.) This simplifies mounting and reduces cost since the need for insulating spacers and bushings is eliminated. The hermetically sealed package improves reliability and will more easily withstand severe environments than do discrete component amplifiers. The small package size reduces weight and makes mounting more convenient.

Burr-Brown offers three heat sinks as accessories; 0803HS with a thermal resistance of 12°C/watt, 0804HS at 4.2°C/watt, and 0805HS at 3°C/watt. A convenient mating connector, 0803MC is also available.



## High Voltage OPERATIONAL AMPLIFIER

### FEATURES

- TYPICAL GAIN-BANDWIDTH, 50MHz
- OUTPUT, +145V
- PROTECTED OUTPUT, automatic thermal shutoff
- BIAS CURRENT, -20pA
- CMR, 110dB
- SLEW RATE, 150V/ $\mu$ s

### APPLICATIONS

- ANALOG SIMULATORS
- DIGITALLY-CONTROLLED POWER SUPPLIES
- CRT DEFLECTION
- ELECTROSTATIC TRANSDUCERS

### DESCRIPTION

The 3584 is a high voltage, integrated circuit operational amplifier that will provide up to  $\pm 145V$  output.

The amplifier will provide a gain-bandwidth product of 20MHz minimum, 50MHz typical. The amplifier uses external frequency compensation (one R and one C) so that the user may optimize the bandwidth and slew rate for his particular application.

The amplifier operates over a wide supply range ( $\pm 70VDC$  to  $\pm 150VDC$ ) and has excellent input characteristics (110dB CMR, 3mV  $E_{os}$ , and  $25\mu V/^\circ C E_{os}$  Drift). The input stage is a FET. The low -20pA bias current minimizes the offset errors caused by the large value resistors normally used in high voltage circuits.

The input stage is protected against overvoltages and the output stage is protected against short circuits to ground. A special thermal sensing circuit helps to prevent damage to the amplifier by automatically shutting the amplifier down when too much power is being dissipated.

# DISCUSSION

The 3584 is a high voltage, integrated circuit operational amplifier. Its ease of use, compact size, and excellent input and output specifications makes it well suited for a wide variety of high voltage and high speed applications.

The design uses a monolithic FET input stage for high input impedance, low bias current, and low voltage drift versus temperature. The offset voltage and the drift are laser trimmed. They are low enough so that user trimming will not be required in most applications.

To achieve the high common-mode voltage capability and rejection a true cascode input stage is used together with considerable protection circuitry. There are voltage limiting diodes to prevent damage due to reverse bias breakdown of the input pair and current limiting resistors to limit the steady state input current to 1mA with the inputs at  $\pm 150$  volts. The units are conservatively rated (and 100% tested) at full rated differential voltage (+150 and -150V) but typically will withstand a 50% overvoltage without damage.

It also has another feature which is important in many high voltage applications. The input bias current is virtually independent of applied common-mode voltage. This is a benefit of the true cascode input stage which keeps the drain to source voltage of the input transistors constant as the common-mode voltage changes.

The amplifier contains automatic thermal sensing and shut-off circuitry which automatically turns the amplifier off when the internal (substrate) temperature reaches approximately 150°C. This is accomplished by sensing the substrate temperature and deactivating all current sources when the temperature reaches a critical level. As this happens, the output current gradually decreases to zero. The output current may remain at a low value or oscillate between 2 values depending on the amount of power being dissipated and the heat sink conditions seen by the amplifier. In either case, the amplifier will not sustain internal damage and will return to normal operation within a few seconds after the abnormal condition is removed.

The incorporation of thermal sensing and shut-off in the amplifier will require a smaller heat sink than normal. This is due to the fact that the amplifier will protect itself and does not require a massive heat sink for protection under abnormally high power dissipation.

The 3584 has several other features that improve its utility. The metal case of the unit is completely electrically isolated. This simplifies mounting and reduces cost since the need for insulating spacers is eliminated. The hermetically sealed package improves reliability and will withstand severe environments better. And the small package size reduces weight and makes mounting more convenient.

## OPERATION FROM A SINGLE SUPPLY

It may be desirable in some applications to operate the amplifiers from a single supply. The circuit in Figure 1 illustrates a typical application. Note that there are restrictions on the input and output voltages ( $e_i$  and  $e_o$ ) which are necessary in order to keep the amplifier circuits operating in a linear manner.

It should be noted that when the amplifier is operated from a single supply, the output stage, which is still short circuit current limited and thermally protected, is not protected for short circuits to ground under all operating conditions. Consult the safe operating area curve.





FIGURE 1. Operation from a single supply.





### NOTES:

1. May be connected to +15VDC.
2. Use for DAC gain adjust.  $V_{out} = (I_{DAC\ OUT})(R_f)$ .
3. Optional offset adjust.

FIGURE 2. High Speed, High Voltage DAC.

# SPECIFICATIONS

<b>ELECTRICAL</b> Typical at 25°C and $\pm V_{cc}$ max unless otherwise noted.	
<b>MODELS</b>	<b>3584JM</b>
<b>POWER SUPPLY</b> Voltage, $\pm V_{cc}$ Quiescent Current, max	$\pm 70$ to $\pm 150$ VDC $\pm 6.5$ mA
<b>RATED OUTPUT</b> Voltage, $\pm (1 V, -5)$ VDC, min Current, min Current, Short Circuit Load Capacitance, max	$\pm 65$ to $\pm 145$ VDC $\pm 15$ mA $\pm 25$ mA 10 nF
<b>OPEN LOOP GAIN</b> No Load, DC Rated Load, DC, min	120 dB 100 dB
<b>FREQUENCY RESPONSE</b> Unity Gain Bandwidth, Small Signal Gain-bandwidth Product, $f = 1$ kHz, $G = 100$ Full Power Bandwidth, $G = 100$ Slew Rate, $G = 100$ Settling Time, 0.1%, $G = 100$	7 MHz 20 MHz, min 135 kHz 150 V/ $\mu$ s 12 $\mu$ s
<b>INPUT OFFSET VOLTAGE</b> Initial @ 25°C, max Drift vs Temp, max Drift vs Supply Voltage Drift vs Time	3 mV 25 $\mu$ V/°C 20 $\mu$ V/V 50 $\mu$ V/mo
<b>INPUT BIAS CURRENT</b> Initial @ 25°C, max Drift vs Temp Drift vs Supply Voltage	-20 pA doubles every 10°C 0.2 pA/V
<b>INPUT OFFSET CURRENT</b> Initial @ 25°C Drift vs Temp Drift vs Supply Voltage	$\pm 20$ pA doubles every 10°C 0.2 pA/V
<b>INPUT IMPEDANCE</b> Differential Common Mode	$10^{11} \Omega \parallel 10$ pF $10^{11} \Omega$
<b>INPUT NOISE</b> Voltage 0.01 Hz to 10 Hz p-p 10 Hz to 1 kHz rms Current 0.01 Hz to 10 Hz p-p	5 $\mu$ V 1.7 $\mu$ V 0.3 pA
<b>INPUT VOLTAGE RANGE</b> Max Safe Differential Voltage <sup>(1)</sup> Max Safe Common Mode Voltage Common Mode Voltage, Linear Operation Common Mode Rejection	$(+V_{cc} +   -V_{cc}  )$ $+V_{cc}$ to $-V_{cc}$ $\pm (  V_{cc}   - 10)$ V 110 dB
<b>TEMPERATURE RANGE (Case)</b> Specification: Operating Storage	0°C to 70°C -55°C to +125°C -55°C to +150°C




Compensation		
Gain	$C_c$	$R_c$
1	10 nF	200 $\Omega$
10	500 pF	2k $\Omega$
100	50 pF	20k $\Omega$
1000		not required

(1) The inputs may be damaged by pulses at pins 5 or 6 with  $dV/dt \geq 1$  V/ns. Any possible damage can be eliminated by limiting the input current to 150mA with external resistors in series with those pins. No external protection is needed for slower voltage changes.

For intermediate values of gain, R and C values may be interpolated.  
The case is electrically isolated. It is recommended that the case be grounded during use.

# TYPICAL PERFORMANCE CURVES


Typical at 25°C and  $\pm V_{cc}$  max unless otherwise noted.







# INSTRUMENTATION AMPLIFIERS



## WHAT IS AN INSTRUMENTATION AMPLIFIER?

An instrumentation amplifier is a closed-loop, differential input gain block. It is a committed circuit with the primary function of accurately amplifying the voltage applied to its inputs.

Ideally, the instrumentation amplifier responds only to the difference between the two input signals and exhibits extremely-high impedances between the two input terminals, and from each terminal to ground. The output voltage is developed single-ended with respect to ground and is equal to the product of amplifier gain and the difference of the two input voltages (see Figure 1).




FIGURE 1. Idealized Model of an Instrumentation Amplifier.

The amplifier gain  $G$  is normally set by the user with a single external resistor. The properties of this model may be summarized as infinite input impedance, zero output impedance, the output voltage proportional to only the difference voltage ( $e_2 - e_1$ ), a precisely known gain constant (implying no nonlinearity), and unlimited bandwidth. This amplifier would completely reject signal components common to both inputs (common-mode rejection) and would exhibit no DC offset voltage or drift.

## CHARACTERISTICS OF INSTRUMENTATION AMPLIFIERS

It is desirable to achieve, as close as possible, the characteristics of the ideal instrumentation amplifier. The following paragraphs are a discussion of the, other-than-ideal, characteristics of the instrumentation amplifiers.

**Input Impedance** - A simple model of realistic instrumentation amplifier is shown in Figure 2. The impedance  $Z_{id}$  represents the differential input impedance. The common-mode input impedance  $Z_{icm}$  is represented as two




FIGURE 2. Simple Model of an Instrumentation Amplifier Shown in a Typical Application Configuration.

equal components,  $2Z_{icm}$ , from each input to ground. These finite resistances contribute an effective gain error due to loading of the source resistance. The instrumentation amplifier provides a load on the source of  $Z_i = Z_{id} \parallel Z_{icm}$ . If source impedance is  $R_S = R_{s1} + R_{s2}$ , the gain error caused by this loading is:

$$\text{Gain Error} = 1 - \frac{Z_i}{Z_i + R_S} = \frac{R_S}{Z_i + R_S} \cong \frac{R_S}{Z_i} \text{ if } Z_i \gg R_S$$

If  $R_S$  is  $10\text{k}\Omega$  and  $Z_i$  is  $10\text{M}\Omega$ ,

$$\text{Gain Error} \cong \frac{10 \times 10^3}{10 \times 10^6} = 0.1\%$$

The DC common-mode input impedance  $Z_{icm}$  will be independent of gain. The DC differential input impedance  $Z_{id}$  may vary as a function of gain. Specifications give the worst-case value. The nonzero output impedance of the amplifier will also create a gain error, the value of which depends on the load resistance.

**Nonlinearity** - The linearity of gain is possibly of more importance than the gain accuracy, since the value of the gain can be adjusted to compensate for simple gain errors. The nonlinearity is specified to be the peak deviation from a "best fit" straightline, expressed as a percent of peak-to-peak full scale output.

**Common-mode Rejection** - As illustrated in Figure 2, the output voltage has two components. One component is proportional to the differential input voltage  $e_d = (e_2 - e_1)$ . The second component is proportional to the common-mode input voltage. The common-mode voltage which appears at the amplifier's input terminals is defined as  $E_{cm} = e_2 + e_1/2$ . This may consist of some common-mode voltage in the source itself,  $e_{cm}$ , (such as bridge excitation) plus any noise voltage,  $e_n$ , between the source common and the amplifier common. As shown in Figure 2, the constant  $G$  represents the

differential amplifier gain factor (fixed by the external gain-setting resistor). The constant (G/CMRR) represents the common-mode signal gain of the amplifier. The CMRR (common-mode rejection ratio) is the ratio of differential gain to common-mode gain. Thus CMRR is proportional to the differential gain and CMRR increases as the differential (gain G) increased. Hence, CMRR is usually specified for the maximum and the minimum values of gain of the amplifier. The common-mode rejection may be expressed in dB as  $-CMRR \text{ (dB)} = 20 \log_{10} CMRR$ .

For an ideal instrumentation amplifier the output voltage component due to common-mode voltage should be zero. For a realistic instrumentation amplifier, the CMRR though very high, is still not infinite and so will cause an error voltage of  $E_{cm}/CMRR \times G$  to appear at the output.

Source Impedance Unbalance - If the source impedances are unbalanced the source voltages ( $e_{cm} + e_n$ ) are divided unequally upon the common-mode impedances and a differential signal is developed at the amplifier's input. This error signal cannot be separated from the desired signal. In the circuit in Figure 2 if  $R_{s2} = 0$ ,  $R_{s1} = 1k\Omega$ ,  $e_{cm} + e_n = 10V$ , and  $Z_{cm} = 100M\Omega$ , then the effect of unbalance is to generate a voltage.

$$e_2 - e_1 = 10V - 10V \frac{10^8}{10^8 + 10^3} = 10V \frac{10^3}{10^8 + 10^3} \approx \frac{10V}{10^5} = 0.1mV$$

If  $e_d$  full scale is 10mV then this error is:

$$\text{Error} = \frac{0.1mV}{10mV} = 1\% \text{ of full scale.}$$

Offset Voltage and Drift - Most instrumentation amplifiers are two stage devices - they have a variable gain input stage and a fixed gain output stage. If  $V_i$  and  $V_o$  are the offset voltages of the input and output stages respectively, then the amplifiers total offset voltage referred to the input (RTI) =  $V_i + V_o/G$  where G is the amplifier's gain. [Note that  $E_{os} \text{ (RTI)} \times G$ .]

The initial offset voltage is usually adjustable to zero and therefore, the voltage drift is the more significant term since it cannot be nulled. The offset voltage drift also has two components - one due to the input stage of the amplifier and the other due to the output stage. When the amplifier is operated at high gain, the drift of the input stage predominates. At low values of gain, the drift of the output stage will be the major component of drift. When the total output drift is referred to the input, the effective input voltage drift is largest for low values of gain. Output voltage drift will always be lowest at low gains. If  $\Delta V_i/\Delta T = 2\mu V/^\circ C$  and  $\Delta V_o/\Delta T = 500\mu V/^\circ C$  and the amplifier in a gain of 1000V/V is nulled at 25°C, then at 65°C the offset voltage will be:

$$E_{os} \text{ (RTI)}_{65^\circ} = 40^\circ C [2\mu V/^\circ C + (500\mu V/^\circ C / 1000V/V)] \\ = 40^\circ C (2.5\mu V/^\circ C) = 100\mu V = 0.1mV$$

If the full scale input is 10mV then the error due to voltage drift is:

$$\text{Error} = 0.1mV/10mV = 1\% \text{ of full scale.}$$

Input Bias and Offset Currents - The input bias currents are the currents that flow out of (or into) either of the two inputs of the amplifier. They are the base currents for bipolar input stages and the JFET leakage currents for FET input stage. Offset currents are the difference of the two bias currents.

The bias currents flowing into the source resistances will generate offset voltages of  $E_{os2} = 1B_2 \times R_{s2}$  and  $E_{os1} = 1B_1 \times R_{s1}$ . If  $R_{s1} = R_{s2} = R_s/2$  the offset voltage at the input is  $E_{os2} - E_{os1} = I_{os} \times R_s/2$ . This input referred offset error may be compared directly with the input voltage to compute percent error. (Note that the source must be returned to power supply common or  $R_s$  will be infinite and the amplifier will saturate.)

## **APPLICATIONS OF INSTRUMENTATION AMPLIFIERS**

Instrumentation amplifiers are generally used in applications where extracting and accurately amplifying low level differential signals riding on high common-mode voltages ( $\pm 10V$ ) is very important. Such applications require high input impedance, high CMRR, low input noise, and excellent DC levels stability (low offset voltage drift).

Instrumentation amplifiers are used as transducer amplifiers for various types of transducers such as strain gage bridges, load cells, thermistor networks, thermocouples, current shunts, biological probes, weather gauges and so forth. Other applications include recorder preamplifiers, multiplexer buffers, servo error amplifiers, current sensors, signal conditioners in process control and data acquisition systems, and in general measurements of small differential signals riding on common-mode voltages.

The small size, low cost, and high performance of these amplifiers offer an attractive approach for data acquisition applications, that is, assigning a fixed-gain amplifier to each transducer and locating the amplifier physically near the transducer. This approach largely eliminates common-mode noise pickup problems since a high level signal (rather than a low level transducer signal) is then retransmitted to the data gathering station. The result is a higher signal/noise ratio at the output. Using one amplifier per point may well be more economical, as well as offering better performance and flexibility, than the approach of using low level multiplexers.

# SELECTION GUIDE

INSTRUMENTATION AMPLIFIERS											
Description	Model	Gain Range	Gain Accuracy, G = 100, 25°C, max	Gain Drift, G = 100 (ppm/°C)	Non-Linearity, G = 100, max (%)	Input Parameters		Dynamic Response, G = 100, ±3dB BW (kHz)	Temp Range <sup>(1)</sup>	Package	Page
						CMR, DC to 60Hz, G = 10, 1kΩ Unbal., min (dB)	Offset Voltage vs Temp, max (μV/°C)				
Very-High Accuracy	INA104HP	1-1000 <sup>(2)</sup>	0.15	22	±0.007	96	±(2 ± 20/G)	25	Com	DIP	2-26
	INA104JP	1-1000 <sup>(2)</sup>	0.15	22	+0.003	96	±(0.25 ± 10/G)	25	Com	DIP	2-26
	INA104KP	1-1000 <sup>(2)</sup>	0.15	22	+0.003	96	±(0.75 ± 10/G)	25	Com	DIP	2-26
	INA104AM	1-1000 <sup>(2)</sup>	0.15	22 <sup>(3)</sup>	±0.007	96	±(2 ± 20/G)	25	Ind	DIP	2-26
	INA104BM	1-1000 <sup>(2)</sup>	0.15	22 <sup>(3)</sup>	±0.003	96	±(0.75 ± 10/G)	25	Ind	DIP	2-26
	INA104CM	1-1000 <sup>(2)</sup>	0.15	22 <sup>(3)</sup>	±0.003	96	±(0.25 ± 10/G)	25	Ind	DIP	2-26
	INA104SM	1-1000 <sup>(2)</sup>	0.15	22 <sup>(3)</sup>	±0.003	96	±(0.75 ± 10/G)	25	MIL	DIP	2-26
	INA101AM	1-1000 <sup>(2)</sup>	0.03	22 <sup>(4)</sup>	±0.007	96	±(2 ± 20/G)	25	Ind	TO-100	2-7
	INA101CM	1-1000 <sup>(2)</sup>	0.03	22 <sup>(4)</sup>	±0.004	96	±(0.25 ± 10/G)	25	Ind	TO-100	2-7
	INA101SM	1-1000 <sup>(2)</sup>	0.03	22 <sup>(4)</sup>	±0.004	96	±(0.25 ± 10/G)	25	MIL	TO-100	2-7
	INA101AG	1-1000 <sup>(2)</sup>	0.03	22 <sup>(3)</sup>	±0.007	96	±(2 ± 20/G)	25	Ind	DIP	2-7
	INA101CG	1-1000 <sup>(2)</sup>	0.03	22 <sup>(3)</sup>	±0.003	96	±(0.25 ± 10/G)	25	Ind	DIP	2-7
	INA101SG	1-1000 <sup>(2)</sup>	0.03	22 <sup>(3)</sup>	±0.003	96	±(0.25 ± 10/G)	25	MIL	DIP	2-7
	INA101HP	1-1000 <sup>(2)</sup>	0.3	22 <sup>(3)</sup>	±0.007	90dB	±(2 ± 20/G) typ	25	Com	DIP	2-7
Low Quiescent Power	INA102AG	1, 10, 100	0.25	20	±0.05	80	±(5 ± 10/G)	3	Ind	DIP	2-18
	INA102CG	100, 1000	0.15	15	±0.02	90	±(2 ± 5/G)	3	Ind	DIP	2-18
Fast Settling FET Input	INA110AG	1, 10, 100, 200, 500	0.2	40	±0.02	87	±(5 ± 100/G)	470	Ind	DIP	2-46
	INA110BG	1, 10, 100, 200, 500	0.1	20	±0.01	96	±(2 ± 50/G)	470	Ind	DIP	2-46
Buffer, Unity-Gain Differential	3627AM	1V/V, fixed	0.01	5	±0.001 <sup>(5)</sup>	90	30	800 <sup>(3)</sup>	Ind	TO-99	2-122
	3627BM	1V/V, fixed	0.01	5	±0.001 <sup>(1)</sup>	100	20	800 <sup>(3)</sup>	Ind	TO-99	2-122
	INA105AM	1V/V, fixed	0.01	5	±0.01	80	20	1000 <sup>(3)</sup>	Ind	TO-99	2-36
	INA105BM	1V/V, fixed	0.01	5	±0.001	86	10	1000 <sup>(3)</sup>	Ind	TO-99	2-36
	INA105KP	1V/V, fixed	0.01	1 <sup>(5)</sup>	±0.001	72	5 <sup>(5)</sup>	1000 <sup>(3)</sup>	Com	DIP	2-36

PROGRAMMABLE GAIN AMPLIFIERS											
Noninverting Multiplexed Input	PGA100AG	Gain set with 4-bit word 1, 2, 4, 8, ... 128	0.05	10	±0.01	NA	6 <sup>(5)</sup>	5MHz	Ind	DIP	2-58
	PGA100BG		0.02	10	±0.005	NA	6 <sup>(5)</sup>	5MHz	Ind	DIP	2-58
	PGA102AG	Gain set with 2-bit word 1, 10, 100	0.02	20	0.01	—	3, G = 100	250	Ind	DIP	2-66
	PGA102BG		0.01	20	0.01	—	3, G = 100	250	Ind	DIP	2-66
PGA102SG	0.01		20	0.01	—	3, G = 100	250	Ind	DIP	2-66	
PGA102KP	0.02		50	0.01	—	3, G = 100	250	Com	DIP	2-66	
Instrumentation Amplifier Input	PGA200AG	Gain set with 2-bit word 1, 10, 100, 1000	0.05	20	±0.007	96	2(G = 100)	30	Ind	DIP	2-76
	PGA200BG		0.02	10	±0.003	96	0.4(G = 100)	30	Ind	DIP	2-76
Differential Input	3606AG	Gain set with 3-bit word 1, 2, 4, 8, ... 1024	0.05	10	0.004	90, G = 1	±(3 ± 50/G)	40	Ind	DIP	2-114
	3606AM		0.05	10	0.004	90, G = 1	±(3 ± 50/G)	40	Ind	DIP	2-114
	3606BG		0.02	10	0.004	90, G = 1	±(1 ± 20/G)	40	Ind	DIP	2-114
	3606BM		0.02	10	0.004	90, G = 1	±(1 ± 20/G)	40	Ind	DIP	2-114

PRECISION TRANSMITTERS													
Description	Model	Span			Input Parameters			Output Parameters			Temp Range <sup>(1)</sup>	Package	Page
		Un-trimmed Error, max (%)	Non-Linearity, max (%)	Temp Drift (ppm/°C)	Offset Voltage, max (μV)	Offset Voltage vs Temp, max (μV/°C)	CMR, DC, min (dB)	Current Range (mA)	Offset Current Error, max (μA)	FS Output Current Error, max (μA)			
Two-Wire	XTR100AM	3	0.01	±100	±50	±1	90	4-20	±4	±20	Ind	DIP	2-82
	XTR100AP	-3	0.01	±100	±50	±1	90	4-20	±4	±20	Ind	DIP	2-82
	XTR100BM	3	0.01	±100	±25	±0.5	90	4-20	±4	±20	Ind	DIP	2-82
	XTR100BP	-3	0.01	±100	±25	±0.5	90	4-20	±4	±20	Ind	DIP	2-82
	XTR101AG	-5	0.01	±100	+60	±1.5	90	4-20	+10	+40	Ind	DIP	2-94
	XTR101BG	5	0.01	±100	+30	±0.75	90	4-20	+6	+30	Ind	DIP	2-94
Three-Wire and Current Source	XTR110AG	0.6	0.025	50	—	—	—	4-20,	±64 ±16	±96	Ind	DIP	2-104
	XTR110BG	0.2	0.005	30	—	—	—	0-20,		±32	Ind	DIP	2-104
	XTR110KP	0.6	0.025	50	—	—	—	5-25		±64	±96	Com	DIP

NOTES: (1) Com = 0 to +70°C; Ind = 25°C to +85°C; MIL = 55°C to +125°C. (2) Set with external resistor. (3) Unity-gain. (4) With zero TC external resistor. (5) Typical. (6) Many more ranges with appropriate circuit.

# GLOSSARY OF TERMS & DEFINITIONS

## Instrumentation Amplifiers

### COMMON-MODE INPUT IMPEDANCE

The effective impedance (resistance in parallel with capacitance) between either input of an amplifier and its common, or ground, terminal.

### COMMON-MODE REJECTION (CMR)

When both inputs of a differential amplifier experience the same common-mode voltage (CMV), the output should, ideally, be unaffected. CMR is the ratio of the common-mode input voltage change to the differential input voltage (error voltage) which produces the same output change.

$$\text{CMR (in dB)} = 20 \log_{10} \text{CMV/Error Voltage}$$

Thus a CMR of 80dB means that 1V of common-mode voltage will cause an error of 100 $\mu$ V (referred to input).

### COMMON-MODE REJECTION RATIO (CMRR)

The ratio of the differential voltage gain of an amplifier to its common-mode voltage gain.

### COMMON-MODE VOLTAGE (CMV)

That portion of an input signal which is common to both inputs of a differential amplifier. Mathematically it is defined as the average of the signals at the two inputs:

$$\text{CMV} = e_1 + e_2/2$$

### FEEDBACK

The return of a portion of the output signal from a device to the input of the device.

### FULL POWER FREQUENCY RESPONSE

The maximum sinewave frequency at which a device can supply its peak-to-peak rated output voltage and current, without introducing significant distortion.

### GAIN

The ratio of the output signal to the associated input signal of a device.

### GAIN ERROR

The difference between the actual gain of an amplifier and the one predicted by the ideal gain expression.

### INPUT BIAS CURRENT

The DC input current required at each input of an amplifier to provide zero output voltage when the input signal and input offset voltage are zero. The specified maximum is for each input.

### INPUT BIAS CURRENT DRIFT

The rate of change of input bias current with temperature or time.

### INPUT GUARDING

The use of an input shield that is sometimes driven to follow the voltage level of the input signal and, thereby, remove leakage and loss-inducing voltage differences between the input signal path and surrounding stray conduction paths.

### INPUT OFFSET CURRENT

The difference of the two input bias currents in a differential amplifier.

### INPUT OFFSET VOLTAGE

The DC input voltage required to provide zero voltage at the output of an amplifier when the input signal and input bias currents are zero.

### INPUT PROTECTION

A means of protecting an input of a device from damage due to the application of excessive input voltage.

### INSTRUMENTATION AMPLIFIER

A closed-loop differential input gain block exhibiting high input impedance and high common-mode rejection. Its primary function is to accurately amplify the voltage applied to its inputs.

### NONLINEARITY

The peak deviation from a best straightline (curve fitting on input-output graph) expressed as a percent of peak-to-peak full scale output.

### OVERLOAD RECOVERY TIME

The time required for the output of an amplifier to return from saturation to linear operation, following the removal of an input overdrive signal.

### SETTLING TIME

The time required, after application of a step input signal, for the output voltage to settle and remain within a specified error band around the final value.

### SLEW RATE

The maximum rate of change of an output voltage when supplying the rated output.

## Very-High Accuracy INSTRUMENTATION AMPLIFIER

### FEATURES

- **ULTRA-LOW VOLTAGE DRIFT** -  $0.25\mu\text{V}/^\circ\text{C}$
- **LOW OFFSET VOLTAGE** -  $25\mu\text{V}$
- **LOW NONLINEARITY** -  $0.002\%$
- **LOW NOISE** -  $13\text{nV}/\sqrt{\text{Hz}}$  at  $f_0 = 1\text{kHz}$
- **HIGH CMR** -  $106\text{dB}$  at  $60\text{Hz}$
- **HIGH INPUT IMPEDANCE** -  $10^{10}\Omega$
- **LOW COST, TO-100, CERAMIC DIP AND PLASTIC PACKAGE**


### APPLICATIONS

- **AMPLIFICATION OF SIGNALS FROM SOURCES SUCH AS:**  
 Strain Gages  
 Thermocouples  
 RTDs
- **REMOTE TRANSDUCERS**
- **LOW LEVEL SIGNALS**
- **MEDICAL INSTRUMENTATION**


### DESCRIPTION

The INA101 is a high accuracy, multistage, integrated-circuit instrumentation amplifier designed for signal conditioning requirements where very-high performance is desired. All circuits, including the interconnected laser-trimmed thin-film resistors, are integrated on a single monolithic substrate.

A multi-amplifier design is used to provide the highest performance and maximum versatility with monolithic construction for low cost. The input stage uses Burr-Brown's ultra-low drift, low noise technology to provide exceptional input characteristics.



**M Package**



**G and P Packages**

# SPECIFICATIONS

## ELECTRICAL

At +25°C with ±15VDC power supply and in circuit of Figure 2 unless otherwise noted.

MODEL	INA101AM/AG			INA101SM/SG			INA101CM/CG			INA101MP			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>GAIN</b>													
Range of Gain	1		1000	*	*	*	*	*	*	*	*	*	V/V
Gain Equation		$G=1+(40k/R_G)$			*	*		*	*		*	*	V/V
Error From Equation, DC <sup>(1)</sup>		$\pm(0.04+0.00016$ $-0.02/G)$	$\pm(0.1+0.0003G$ $-0.05/G)$		*	*		*	*		$\pm(0.1+$ $0.00015G)$ $-0.05/G)$	$\pm(0.3+$ $0.0002G)$ $-0.10/G)$	%
<b>Gain Temp. Coefficient<sup>(2)</sup></b>													ppm/°C
G = 1		2	5		*	*		*	*		*	*	ppm/°C
G = 10		20	100		*	*		10	*		*	*	ppm/°C
G = 100		22	110		*	*		11	*		*	*	ppm/°C
G = 1000		22	110		*	*		11	*		*	*	ppm/°C
<b>Nonlinearity, DC<sup>(3)</sup></b>		$\pm(0.002+10^{-4}G)$	$\pm(0.005+2 \times 10^{-4}G)$		$\pm(0.001$ $+10^{-4}G)$	$\pm(0.002$ $+10^{-4}G)$		$\pm(0.001$ $+10^{-4}G)$	$\pm(0.002$ $+10^{-4}G)$				% of p-p FS
<b>RATED OUTPUT</b>													
Voltage	±10	±12.5		*	*	*	*	*	*	*	*	*	V
Current	±5	±10		*	*	*	*	*	*	*	*	*	mA
Output Impedance		0.2			*	*		*	*		*	*	Ω
Capacitive Load		1000			*	*		*	*		*	*	pF
<b>INPUT OFFSET VOLTAGE</b>													
Initial Offset at +25°C		$\pm(25+200/G)$	$\pm(50+400/G)$		$\pm(10+$ $100/G)$	$\pm(25$ $+200/G)$ $\pm(0.75$ $+10/G)$		$\pm(10+$ $100/G)$	$\pm(25+$ $200/G)$ $\pm(0.25+$ $10/G)$		$\pm(125+$ $450/G)$	$\pm(250+$ $900/G)$	μV
vs Temperature			$\pm(2+20/G)$		*	*		*	*		$\pm(2+20/G)$	*	μV/°C
vs Supply		$\pm(1+20/G)$			*	*		*	*		*	*	μV/V
vs Time		$\pm(1+20/G)$			*	*		*	*		*	*	μV/mo
<b>INPUT BIAS CURRENT</b>													
Initial Bias Current (each input)		±15	±30		±10	*		±5	±20		*	*	nA
vs Temperature		±0.2			*	*		*	*		*	*	nA/°C
vs Supply		±0.1			*	*		*	*		*	*	nA/V
Initial Offset Current		±15	±30		±10	*		±5	±20		*	*	nA
vs Temperature		±0.5			*	*		*	*		*	*	nA/°C
<b>INPUT IMPEDANCE</b>													
Differential		$10^{10} \parallel \Omega$			*	*		*	*		*	*	Ω  pF
Common-mode		$10^{10} \parallel \Omega$			*	*		*	*		*	*	Ω  pF
<b>INPUT VOLTAGE RANGE</b>													
Range, Linear Response	±10	±12		*	*	*	*	*	*	*	*	*	V
CMR with 1kΩ Source Imbal.				*	*	*	*	*	*	*	*	*	
DC to 60Hz, G=1	80	90		*	*	*	*	*	*	65	85		dB
DC to 60Hz, G=10	96	106		*	*	*	*	*	*	90	95		dB
DC to 60Hz, G=100 to 1000	106	110		*	*	*	*	*	*	100	105		dB
<b>INPUT NOISE</b>													
Input Voltage Noise		0.8			*	*		*	*		*	*	μV, p-p
$f_b=0.01\text{Hz}$ to 10Hz					*	*		*	*		*	*	
Density, G=1000					*	*		*	*		*	*	nV/√Hz
$f_c=10\text{Hz}$		18			*	*		*	*		*	*	nV/√Hz
$f_c=100\text{Hz}$		15			*	*		*	*		*	*	nV/√Hz
$f_c=1\text{kHz}$		13			*	*		*	*		*	*	nV/√Hz
Input Current Noise		50			*	*		*	*		*	*	pA, p-p
$f_b=0.01\text{Hz}$ to 10Hz					*	*		*	*		*	*	
Density					*	*		*	*		*	*	pA/√Hz
$f_c=10\text{Hz}$		0.8			*	*		*	*		*	*	pA/√Hz
$f_c=100\text{Hz}$		0.48			*	*		*	*		*	*	pA/√Hz
$f_c=1\text{kHz}$		0.35			*	*		*	*		*	*	pA/√Hz
<b>DYNAMIC RESPONSE</b>													
Small Signal, ±3dB Flatness					*	*		*	*		*	*	kHz
G = 1		300			*	*		*	*		*	*	kHz
G = 10		140			*	*		*	*		*	*	kHz
G = 100		25			*	*		*	*		*	*	kHz
G = 1000		2.5			*	*		*	*		*	*	kHz
Small Signal, ±1% Flatness					*	*		*	*		*	*	kHz
G = 1		20			*	*		*	*		*	*	kHz
G = 10		10			*	*		*	*		*	*	kHz
G = 100		1			*	*		*	*		*	*	kHz
G = 1000		200			*	*		*	*		*	*	Hz
Full Power, G=1 to 100		6.4			*	*		*	*		*	*	kHz
Slew Rate, G=1 to 100	0.2	0.4		*	*	*	*	*	*	*	*	*	V/μs
Settling Time (0.1%)					*	*		*	*		*	*	μs
G = 1		30	40		*	*		*	*		*	*	μs
G = 100		40	55		*	*		*	*		*	*	μs
G = 1000		350	470		*	*		*	*		*	*	μs
Settling Time (0.01%)					*	*		*	*		*	*	μs
G = 1		30	45		*	*		*	*		*	*	μs
G = 100		50	70		*	*		*	*		*	*	μs
G = 1000		500	650		*	*		*	*		*	*	μs
<b>POWER SUPPLY</b>													
Rated Voltage		±15		*	*	*	*	*	*	*	*	*	V
Voltage Range			±20	*	*	*	*	*	*	*	*	*	V
Current, Quiescent <sup>(4)</sup>	±5	±6.7	±8.5	*	*	*	*	*	*	*	*	*	mA
<b>TEMPERATURE RANGE<sup>(5)</sup></b>													
Specification	-25		+85	-55		+125	*	*	*	0	+70		°C
Operation	-55		+125	*	*	*	*	*	*	-25	+85		°C
Storage	-65		+150	*	*	*	*	*	*	-40	+85		°C


\* Specifications same as for INA101AM/AG.

NOTES: (1) Typically the tolerance of  $R_G$  will be the major source of gain error. (2) Nonlinearity is the maximum peak deviation from the best straight-line as a percentage of peak-to-peak full scale output. (3) Not including the TCR of  $R_G$ . (4) Adjustable to zero at any one gain. (5)  $\theta_{IC}$  output stage = 113°C/W,  $\theta_{IC}$  quiescent circuitry = 18°C/W,  $\theta_{CA} = 83°C/W$ .



## MECHANICAL

### M Package




Case = -V<sub>cc</sub>

Leads in true position within 0.010" (0.25mm) R at MMC at seating plane.

Pin numbers shown for reference only. Numbers may not be marked on package.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.165	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.230 BASIC		5.84 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	---	12.70	---
L	.120	.160	3.05	4.06
M	36° BASIC		36° BASIC	
N	.110	.120	2.79	3.05

### G Package



Leads in true position within 0.01" 0.25mm R at MMC at seating plane.


Pin numbers shown for reference only. Numbers may not be marked on package.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.670	.710	17.02	18.03
C	.065	.170	1.65	4.32
D	.015	.021	0.38	0.53
F	.045	.060	1.14	1.52
G	100 BASIC		2.54 BASIC	
H	.025	.070	0.64	1.78
J	.008	.012	0.20	0.30
K	.120	.240	3.05	6.10
L	300 BASIC		7.62 BASIC	
M	---	10°	---	10°
N	.009	.060	0.23	1.52

## ORDERING INFORMATION

Basic Model Number	INA101	C	G
Performance Grade Code	S: -55°C to +125°C	A, C: -25°C to +85°C	H: 0°C to +70°C
Package Code	M: TO-100	G: 14-Pin Hermetic DIP	P: 14-Pin Plastic DIP
	<b>TO-100</b> (M Suffix)	<b>Hermetic DIP</b> (G Suffix)	<b>Plastic DIP</b> (P Suffix)
	INA101AM	INA101AG	INA101HP
	INA101CM	INA101CG	
	INA101SM	INA101SG	

### P Package



Case = -V<sub>cc</sub>

Leads in true position within 0.10" (0.25mm) R at MMC at seating plane.



Pin numbers shown for reference only. Numbers may not be marked on package.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.660	.785	16.76	19.94
B	.220	.280	5.59	7.11
C	---	.200	---	5.08
D	.015	.023	0.38	0.58
F	.030	.070	0.76	1.78
G	100 BASIC		2.54 BASIC	
H	.030	.095	---	---
J	.008	.015	0.20	0.38
K	.100	---	2.54	---
L	300 BASIC		7.62 BASIC	
M	---	15°	---	15°
N	.020	.050	0.51	1.27

## ABSOLUTE MAXIMUM RATINGS










Supply	±20V
Internal Power Dissipation	600mW
Input Voltage Range	±V <sub>cc</sub>
Operating Temperature Range	-55°C to +125°C
Storage Temperature Range:	
M, G	-65°C to +150°C
P	-40°C to +85°C
Lead Temperature (soldering 10 seconds)	+300°C
Output Short-Circuit Duration	Continuous to ground


## PIN CONFIGURATION



## TYPICAL PERFORMANCE CURVES

At +25°C and in circuit of Figure 2 unless otherwise noted.





## DISCUSSION OF PERFORMANCE

### INSTRUMENTATION AMPLIFIERS

Instrumentation amplifiers are differential input closed-loop gain blocks whose committed circuit accurately amplifies the voltage applied to their inputs. They respond only to the difference between the two input signals and exhibit extremely-high input impedance, both differentially and common-mode. Feedback networks are packaged within the amplifier module. Only one external gain setting resistor must be added. An operational amplifier, on the other hand, is an open-loop, uncommitted device that requires external networks to close the loop. While op amps can be used to achieve the same basic function as instrumentation amplifiers, it is very difficult to reach the same level of performance. Using op amps often leads to design trade-offs when it is necessary to amplify low level signals in the presence of common-mode voltages while maintaining high input impedances. Figure 1 shows a simplified model of an instrumentation amplifier that eliminates most of the problems.




FIGURE 1. Model of an Instrumentation Amplifier.

### THE INA101

Simplified schematics of the INA101 are shown on the first page. It is a three-amplifier device which provides all

the desirable characteristics of a premium performance instrumentation amplifier. In addition, it has features not normally found in integrated circuit instrumentation amplifiers.

The input section (A1 and A2) incorporates high performance, low drift amplifier circuitry. The amplifiers are connected in the noninverting configuration to provide the high input impedance ( $10^{10}\Omega$ ) desirable in the instrumentation amplifier function. The offset voltage and offset voltage versus temperature is low due to the monolithic design and improved even further by the state-of-the-art laser-trimming techniques.

The output section (A3) is connected in a unity-gain difference amplifier configuration. A critical part of this stage is the matching of the four  $10k\Omega$  resistors which provide the difference function. These resistors must be initially well matched and the matching must be maintained over temperature and time in order to retain excellent common-mode rejection. (The 106dB minimum at 60Hz for gains greater than 100V/V is a significant improvement compared to most other integrated circuit instrumentation amplifiers.)

All of the internal resistors are compatible thin-film nichrome formed with the integrated circuit. The critical resistors are laser-trimmed to provide the desired high gain accuracy and common-mode rejection. Nichrome ensures long-term stability of trimmed resistors and simultaneous achievement of excellent TCR and TCR tracking. This provides gain accuracy and common-mode rejection when the INA101 is operated over wide temperature ranges.

### USING THE INA101

Figure 2 shows the simplest configuration of the INA101. The gain is set by the external resistor,  $R_G$  with a gain equation of  $G = 1 + (40k/R_G)$ . The reference and TCR of  $R_G$  contribute directly to the gain accuracy and drift.

For gains greater than unity, resistor  $R_G$  is connected externally between pins 1 and 4. At high gains where the value of  $R_G$  becomes small, additional resistance (i.e., relays, sockets) in the  $R_G$  circuit will contribute to a gain error. Care should be taken to minimize this effect.




FIGURE 2. Basic Circuit Connection for the INA101 Including Optional Input Offset Null Potentiometer.

The optional offset null capability is shown in Figure 2. The adjustment affects only the input stage component of the offset voltage. Thus, the null condition will be disturbed when the gain is changed. Also, the input drift will be affected by approximately  $0.31 \mu\text{V}/^\circ\text{C}$  per  $100 \mu\text{V}$  of input offset voltage that is trimmed. Therefore, care should be taken when considering use of the control for removal of other sources of offset. Output offsetting can be accomplished in Figure 3 by applying a voltage to Common (pin 7) through a buffer amplifier. This limits the resistance in series with pin 7 to minimize CMR error. Resistance above  $0.1\Omega$  will cause the common-mode rejection to fall below 106dB. Be certain to keep this resistance low.

It is important to not exceed the input amplifiers' dynamic range. The amplified differential input signal and its associated common-mode voltage should not cause the output of  $A_1$  or  $A_2$  to exceed approximately  $\pm 10\text{V}$  or nonlinear operation will result.

### BASIC CIRCUIT CONNECTION

The basic circuit connection for the INA101 is shown in Figure 2. The output voltage is a function of the differential input voltage times the gain.

### OPTIONAL OFFSET ADJUSTMENT PROCEDURE

It is frequently desirable to null the input component of offset (Figure 2) and occasionally that of the output (Figure 3). The quality of the potentiometer will affect the results, therefore, choose one with good temperature and mechanical-resistance stability. The procedure is as follows:

1. Set  $E_1 = E_2 = 0\text{V}$  (be sure a good ground return path exists to the input).
2. Set the gain to the desired value by choosing  $R_G$ .
3. Adjust to  $100\text{k}\Omega$  potentiometer in Figure 2 until the output reads  $0\text{V} \pm 1\text{mV}$  or desired setting. Note that the offset will change when the gain is changed. If the output component of offset is to be removed or if it is desired to establish an intentional offset, adjust the  $100\text{k}\Omega$  potentiometer in Figure 3 until the output reads  $0\text{V} \pm 1\text{mV}$  or desired setting. Note that the offset will not change with gain, but be sure to use a stable external amplifier with good DC characteristics. The range of adjustment is  $\pm 15\text{mV}$  as shown. For larger ranges change the ratio of  $R_1$  to  $R_2$ .




FIGURE 3. Optional Output Offset Nulling or Offsetting Using External Amplifier (Low Impedance to Pin 7).

### THERMAL EFFECTS ON OFFSET

To maintain specified offset performance, especially in high gain, prevent air currents from circulating around the input pins. This can be done by using a skirted heat sink on the INA101M package. Rapid changes in die temperature and thermocouple effects on the pins will then be minimized. Surrounding the package with low power components will also help to reduce air flow across the package and pins.

### TYPICAL APPLICATIONS

Many applications of instrumentation amplifiers involve the amplification of low level differential signals from

bridges and transducers such as strain gages, thermo-couples, and RTD's. Some of the important parameters include common-mode rejection (differential cancellation of common-mode offset and noise, see Figure 1), input impedance, offset voltage and drift, gain accuracy,

linearity, and noise. The INA101 accomplishes all of these with high precision.

Figures 4 through 16 show some typical applications circuits.




FIGURE 4. Amplification of a Differential Voltage from a Resistance Bridge.




FIGURE 5. Amplification of a Transformer-Coupled Analog Signal.




FIGURE 6. Output Offsetting Used to Introduce a DC Voltage for Use with a Voltage-to-Frequency Converter.




FIGURE 7. ECG Amplifier or Recorder Preamp for Biological Signals.




FIGURE 8. Precision Isolated Instrumentation Amplifier.




FIGURE 9. Multiple Channel Precision Instrumentation Amplifier.




FIGURE 10. 4mA to 20mA Bridge Transmitter Using Single Supply Instrumentation Amplifier.




FIGURE 11. Ground Resistance Loop Eliminator (INA101 senses and amplifies  $V_1$  accurately).




FIGURE 12. Thermocouple Amplifier with Cold Junction Compensation.




FIGURE 13. Differential Input/Differential Output Amplifier (twice the gain of one INA).




FIGURE 14. Auto-Zeroing Instrumentation Amplifier Circuit.






FIGURE 15. Programmable Gain Instrumentation Amplifier.




FIGURE 16. Programmable-Gain Instrumentation Amplifier Using the INA101 and PGA102.



# INA102

## Low Power High Accuracy INSTRUMENTATION AMPLIFIER

### FEATURES

- **LOW QUIESCENT CURRENT:** 750 $\mu$ A, max
- **INTERNAL GAINS:** X 1, 10, 100, 1000
- **LOW GAIN DRIFT:** 5ppm/ $^{\circ}$ C, max
- **HIGH CMR:** 90dB, min
- **LOW OFFSET VOLTAGE DRIFT:** 2 $\mu$ V/ $^{\circ}$ C, max
- **LOW OFFSET VOLTAGE:** 100 $\mu$ V, max
- **LOW NONLINEARITY:** 0.01%, max
- **HIGH INPUT IMPEDANCE:** 10<sup>10</sup> $\Omega$
- **LOW COST**


### DESCRIPTION

The INA102 is a high-accuracy monolithic instrumentation amplifier designed for signal conditioning applications where low quiescent power is desired. On-chip thin-film resistors provide excellent temperature and stability performance. State-of-the-art laser trimming technology insures high gain accuracy and common-mode rejection while avoiding expensive external components. These features make the INA102 ideally suited for battery powered and high volume applications.

The INA102 is also convenient to use. A gain of 1, 10, 100, or 1000 may be selected by simply strapping the appropriate pins together. 5ppm/ $^{\circ}$ C gain drift in low gains can then be achieved without external adjustment. When higher than specified CMR is required, CMR can be trimmed using the pins provided. In addition, balanced filtering can be accomplished in the output stage.

### APPLICATIONS

- **AMPLIFICATION OF SIGNALS FROM SOURCES SUCH AS:**  
Strain Gauges  
Thermocouples  
RTDs
- **REMOTE TRANSDUCER AMPLIFIER**
- **LOW LEVEL SIGNAL AMPLIFIER**
- **MEDICAL INSTRUMENTATION**
- **MULTICHANNEL SYSTEMS**
- **BATTERY POWERED EQUIPMENT**



# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$  with  $\pm 15\text{VDC}$  power supply and in circuit of Figure 2 unless otherwise noted.

MODEL	CONDITIONS	INA102AG			INA102CG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>GAIN</b>	$-10\text{V} \leq V_o \leq +10\text{V}$	1	$G = 1 + (40k/R_o)^{(1)}$	1000	.	.	.	V/V
Range of Gain								V/V
Gain Equation, External, $\pm 20\%$								V/V
Error, DC:								%
G = 1	$T_A = +25^\circ\text{C}$			0.1			0.05	%
G = 10	$T_A = +25^\circ\text{C}$			0.1			0.05	%
G = 100	$T_A = +25^\circ\text{C}$			0.25			0.15	%
G = 1000	$T_A = +25^\circ\text{C}$			0.75			0.5	%
G = 1	$T_A = T_{\text{MIN}}$ to $T_{\text{MAX}}$			0.16			0.08	%
G = 10	$T_A = T_{\text{MIN}}$ to $T_{\text{MAX}}$			0.19			0.11	%
G = 100	$T_A = T_{\text{MIN}}$ to $T_{\text{MAX}}$			0.37			0.21	%
G = 1000	$T_A = T_{\text{MIN}}$ to $T_{\text{MAX}}$			0.93			0.62	%
Gain Temp. Coefficient								%
G = 1				10			5	ppm/ $^\circ\text{C}$
G = 10				15			10	ppm/ $^\circ\text{C}$
G = 100				20			15	ppm/ $^\circ\text{C}$
G = 1000				30			20	ppm/ $^\circ\text{C}$
Nonlinearity, DC								% of FS
G = 1	$T_A = +25^\circ\text{C}$			0.03			0.01	% of FS
G = 10	$T_A = +25^\circ\text{C}$			0.03			0.01	% of FS
G = 100	$T_A = +25^\circ\text{C}$			0.05			0.02	% of FS
G = 1000	$T_A = +25^\circ\text{C}$			0.1			0.05	% of FS
G = 1	$T_A = T_{\text{MIN}}$ to $T_{\text{MAX}}$			0.045			0.015	% of FS
G = 10	$T_A = T_{\text{MIN}}$ to $T_{\text{MAX}}$			0.045			0.015	% of FS
G = 100	$T_A = T_{\text{MIN}}$ to $T_{\text{MAX}}$			0.075			0.03	% of FS
G = 1000	$T_A = T_{\text{MIN}}$ to $T_{\text{MAX}}$			0.15			0.1	% of FS
<b>RATED OUTPUT</b>								
Voltage	$R_L = 10k\Omega$				.	.	.	V
Current		$\pm( V_{oc}  - 2.5)$			.	.	.	mA
Short-Circuit Current		$\pm 1$			.	.	.	mA
Output Impedance			2					mA
G = 1000			0.1					$\Omega$
<b>INPUT</b>								
<b>OFFSET VOLTAGE</b>								
Initial Offset <sup>(2)</sup>	$T_A = +25^\circ\text{C}$			$\pm 300 \pm 300/G$			$\pm 100 \pm 200/G$	$\mu\text{V}$
vs Temperature				$\pm 5 \pm 10/G$			$\pm 2 \pm 5/G$	$\mu\text{V}/^\circ\text{C}$
vs Supply				$\pm 40 \pm 50/G$			$\pm 10 \pm 20/G$	$\mu\text{V}/\text{V}$
vs Time			$\pm(20 + 30/G)$					$\mu\text{V}/\text{mo}$
<b>BIAS CURRENT</b>								
Initial Bias Current								nA
(each input)	$T_A = T_{\text{MIN}}$ to $T_{\text{MAX}}$		$\pm 25$	50		6	30	nA
vs Temperature			$\pm 0.1$			.		nA/ $^\circ\text{C}$
vs Supply			$\pm 0.1$			.		nA/V
Initial Offset Current	$T_A = T_{\text{MIN}}$ to $T_{\text{MAX}}$		$\pm 2.5$	$\pm 15$		$\pm 2.5$	$\pm 10$	nA
vs Temperature			$\pm 0.1$			.		nA/ $^\circ\text{C}$
<b>IMPEDANCE</b>								
Differential				$10^{10} \parallel 2$		.		$\Omega \parallel \text{pF}$
Common-mode				$10^{10} \parallel 2$		.		$\Omega \parallel \text{pF}$
<b>VOLTAGE RANGE</b>								
Range, Linear Response	$T_A = +25^\circ\text{C}$				.			V
CMR with $1k\Omega$								
Source Imbalance								
G = 1	DC to 60 Hz	80	94		90	94		dB
G = 10	DC to 60 Hz	80	100		90	100		dB
G = 10 to 1000	DC to 60 Hz	80	100		90	100		dB
<b>NOISE</b>								
Input Voltage Noise				0.1		.		$\mu\text{V}$ , p-p
$f_b = 0.01\text{Hz}$ to $10\text{Hz}$						.		
Density, G = 1000						.		nV/ $\sqrt{\text{Hz}}$
$f_o = 10\text{Hz}$				30		.		nV/ $\sqrt{\text{Hz}}$
$f_o = 100\text{Hz}$				25		.		nV/ $\sqrt{\text{Hz}}$
$f_o = 1\text{kHz}$				25		.		nV/ $\sqrt{\text{Hz}}$
Input Current Noise						.		pA p-p
$f_b = 0.01\text{Hz}$ to $10\text{Hz}$				25		.		pA/ $\sqrt{\text{Hz}}$
Density: $f_o = 10\text{Hz}$				0.3		.		pA/ $\sqrt{\text{Hz}}$
$f_o = 100\text{Hz}$				0.2		.		pA/ $\sqrt{\text{Hz}}$
$f_o = 1\text{kHz}$				0.15		.		pA/ $\sqrt{\text{Hz}}$
<b>DYNAMIC RESPONSE</b>								
Small Signal								
$\pm 3\text{dB}$ Flatness	$V_{\text{OUT}} = 0.1V_{\text{RMS}}$							
G = 1			300			.		kHz
G = 10			30			.		kHz
G = 100			3			.		kHz
G = 1000			0.3			.		kHz


## ELECTRICAL (CONT)

MODEL	CONDITIONS	INA102AG			INA102CG			UNITS		
		MIN	TYP	MAX	MIN	TYP	MAX			
Small Signal, ±1% Flatness G = 1 G = 10 G = 100 G = 1000 Full Power, G = 1 to 100 Slew Rate, G = 1 to 100 Settling Time 0.1%: G = 1 G = 100 G = 1000 0.01%: G = 1 G = 100 G = 1000	$V_{OUT} = 0.1V_{RMS}$  $V_{OUT}=10V, R_L=10k\Omega$ $V_{OUT}=10V, R_L=10k\Omega$ $R_L=10k\Omega, C_L=100pF$ 10V step  10V step		30 3 0.3 0.03			*	*	kHz kHz kHz kHz		
		2.4 0.15	3 0.2	*	*	*	*	V/ $\mu$ sec		
			50 360 3300	*	*	*	*	$\mu$ sec $\mu$ sec $\mu$ sec		
			60 500 4500	*	*	*	*	$\mu$ sec $\mu$ sec $\mu$ sec		
		<b>POWER SUPPLY</b>								
		Rated Voltage Voltage Range Quiescent Current <sup>(3)</sup>	$V_O = 0V,$ $T_A = T_{MIN} \text{ TO } T_{MAX}$	±3.5	±15 ±500	±18 ±750	*	*	*	V V $\mu$ A
		<b>TEMPERATURE RANGE</b>								
		Specification Operation Storage	$R_L > 50k\Omega^{(3)}$	-25 -25 -65		+85 +85 +150	*	*	*	°C °C °C

\*Specifications same as for INA102AG.

NOTES: (1) The internal gain set resistors have an absolute tolerance of ±20%; however, their tracking is 50ppm/°C.  $R_a$  will add to the gain error if gains other than 1, 10, 100 or 1000 are set externally. (2) Adjustable to zero at any one time. (3) At high temperature, output drive current is limited. An external buffer can be used if required.

### PIN CONFIGURATION




### ABSOLUTE MAXIMUM RATINGS

Supply	±18V
Input Voltage Range	± $V_{CC}$
Operating Temperature Range	-25°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering 10 seconds)	+300°C
Output Short-Circuit Duration	Continuous to ground

### ORDERING INFORMATION

Basic Model Number	INA102	X	G
Performance Grade Code	A, C: -25°C to +85°C		
Package Code	G: 16-pin Hermetic DIP		
INA102AG, INA102CG			










### MECHANICAL



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.790	.810	20.07	20.57
C	.105	.170	2.67	4.32
D	.015	.021	0.38	0.53
F	.048	.060	1.22	1.52
G	100 BASIC		2.54 BASIC	
H	.030	.070	0.76	1.78
J	.008	.012	0.20	0.30
K	.120	.240	3.05	6.10
L	300 BASIC		7.62 BASIC	
M	--	10°	--	10°
N	.025	.060	0.64	1.52

# TYPICAL PERFORMANCE CURVES

At +25°C and in circuit of Figure 2 unless otherwise noted.



## DISCUSSION OF PERFORMANCE

### INSTRUMENTATION AMPLIFIERS

Instrumentation amplifiers are differential input closed-loop gain blocks whose committed circuit accurately amplifies the voltage applied to their inputs. They respond mainly to the difference between the two input signals and exhibit extremely-high input impedance, both differential and common-mode. The feedback networks of this instrumentation amplifier are included on the monolithic chip. No external resistors are required for gains of 1, 10, 100 and 1000 in the INA102.

An operational amplifier, on the other hand, is an open-loop, uncommitted device that requires external networks to close the loop. While op amps can be used to achieve the same basic function as instrumentation amplifiers, it is very difficult to reach the same level of performance. Using op amps often leads to design trade-offs when it is necessary to amplify low level signals in the presence of common-mode voltages while maintaining high input impedances. Figure 1 shows a simplified model of an instrumentation amplifier that eliminates most of the problems.

### THE INA102

A simplified schematic of the INA102 is shown on the




FIGURE 1. Model of an Instrumentation Amplifier.

first page. A three-amplifier configuration is used to provide the desirable characteristics of a premium performance instrumentation amplifier. In addition, it has features not normally found in integrated circuit instrumentation amplifiers.

The input buffers (A1 and A2) incorporate high performance, low drift amplifier circuitry. The amplifiers are connected in the noninverting configuration to provide the high input impedance ( $10^{10}\Omega$ ) desirable in instrumentation amplifier applications. The offset voltage and offset voltage versus temperature are low due to the monolithic design, and improved even further by state-of-the-art laser-trimming techniques.

The output stage (A3) is connected in a unity-gain differential amplifier configuration. A critical part of this stage is the matching of the four  $20k\Omega$  resistors which provide the difference function. These resistors must be initially well matched and the matching must be maintained over temperature and time in order to retain good common-mode rejection.

All of the internal resistors are made of thin-film nichrome on the integrated circuit. The critical resistors are laser-trimmed to provide the desired high gain accuracy and common-mode rejection. Nichrome ensures long-term stability and provides excellent TCR and TCR tracking. This provides gain accuracy and common-mode rejection when the INA102 is operated over wide temperature ranges.

### USING THE INA102

Figure 2 shows the simplest configuration of the INA102. The output voltage is a function of the differential input voltage times the gain.

A gain of 1, 10, 100, or 1000 is selected by programming pins 2 through 7 (see Table I). Notice that for the gain of 1000, a special gain sense is provided to preserve accuracy. Although this is not always required, gain errors caused by external resistance in series with the low value  $40.04\Omega$  internal gain set resistor are thus eliminated.

Other gains between 1 and 10, 10 and 100, and 100 and 1000 can also be obtained by connecting an external res-




FIGURE 2. Basic Circuit Connection for the INA102.

istor between pin 6 and either pin 2, 3, or 4, respectively (see Figure 6 for application).

$G = 1 + (40/R_G)$  where  $R_G$  is the total resistance between the two inverting inputs of the input op amps. At high gains, where the value of  $R_G$  becomes small, additional resistance (i.e., relays or sockets) in the  $R_G$  circuit will contribute to a gain error. Care should be taken to minimize this effect.

TABLE I. Pin-Programmable Gain Connections.

GAIN	CONNECT PINS
1	6 to 7
10	2 to 6 and 7
100	3 to 6 and 7
1000	4 to 7 and separately 5 to 6

### OPTIONAL OFFSET ADJUSTMENT PROCEDURE

It is sometimes desirable to null the input and/or output offset to achieve higher accuracy. The quality of the potentiometer will affect the results; therefore, choose one with good temperature and mechanical-resistance stability.

The optional offset null capabilities are shown in Figure 3.  $R_4$  adjustment affects only the input stage component of the offset voltage. Note that the null condition will be disturbed when the gain is changed. Also, the input drift will be affected by approximately  $0.31\mu V/^\circ C$  per  $100\mu V$  of input offset voltage that is trimmed. Therefore, care should be taken when considering use of the control for removal of other sources of offset. Output offset correction can be accomplished with  $A_1$ ,  $R_1$ ,  $R_2$ , and  $R_3$ , by applying a voltage to Common (pin 10) through a buffer amplifier. This buffer limits the resistance in series with pin 10 to minimize CMR error. Resistance above  $0.1\Omega$  will cause the common-mode rejection to fall below 100dB. Be certain to keep this resistance low.

It is important to not exceed the input amplifier's dynamic range. The amplified differential input signal and its associated common-mode voltage should not




FIGURE 3. Optional Offset Nulling

cause the output of A<sub>1</sub> or A<sub>2</sub> to exceed approximately ±12V with ±15V supplies or nonlinear operation will result. To protect against moisture, especially in high gain, sealing compound may be used. Current injected into the offset pins should be minimized.

### OPTIONAL FILTERING

The INA102 has provisions for accomplishing filtering with one external capacitor between pins 11 and 13. This single-pole filter can be used to reduce noise outside the signal bandwidth, but with degradation to AC CMR.

When it is important to preserve CMR versus frequency (especially at 60Hz), two capacitors should be used. The additional capacitor is connected between pins 8 and 10. This will maintain a balance of impedances in the output stage. Either of these capacitors could also be trimmed slightly to maximize CMR, if desired. Note that their ratio tracking will affect CMR over temperature.

### OPTIONAL COMMON-MODE REJECTION TRIM

The INA102 is laser-adjusted during manufacturing to assure high CMR. However, if desired, a small resistance can be added in series with pin 10 to trim the CMR to an improved level. Depending upon the nature of the internal imbalances, either a positive or negative resistance




FIGURE 4. Optional Circuit for Externally Trimming CMR.

value could be required. The circuit shown in Figure 4 acts as a bipolar potentiometer and allows easy adjustment of CMR.

## TYPICAL APPLICATIONS

Many applications of instrumentation amplifiers involve the amplification of low level differential signals from bridges and transducers such as strain gauges, thermocouples, and RTD's. Some of the important parameters include common-mode rejection (differential cancellation of common-mode offset and noise, see Figure 1), input impedance, offset voltage and drift, gain accuracy, linearity, and noise. The INA102 accomplishes all of these with high precision at surprisingly low quiescent current. However, in higher gains (>10) with high source impedances (>100kΩ), the bias current can cause a large offset at the output. This can saturate the output unless the source impedance is separated, e.g., two 500kΩ paths instead of one 1MΩ unbalanced input. The input offset current times 500kΩ will then generate a small DC voltage error.

Figures 5 through 11 show some typical applications circuits.




FIGURE 5. Amplification of a Differential Voltage from a Resistance Bridge.




FIGURE 6. Amplification of a Transformer-Coupled Analog Signal Using External Gain Set.




FIGURE 7. Isolated Thermocouple Amplifier with Cold Junction Compensation.




FIGURE 8. ECG Amplifier or Recorder Preamp for Biological Signals.






FIGURE 9. Single Supply Low Power Instrumentation Amplifier.




FIGURE 10. Precision Isolated Instrumentation Amplifier.




FIGURE 11. Multiple Channel Precision Instrumentation Amplifier With Programmable Gain.

## Very-High Accuracy INSTRUMENTATION AMPLIFIER

### FEATURES

- VERSATILE FOUR-OP AMP DESIGN
- ULTRA-LOW VOLTAGE DRIFT -  $0.25\mu\text{V}/^\circ\text{C}$ , max
- LOW OFFSET VOLTAGE -  $25\mu\text{V}$ , max
- LOW NONLINEARITY -  $0.002\%$ , max
- LOW NOISE -  $13\text{nV}/\sqrt{\text{Hz}}$  at  $f_0 = 1\text{kHz}$
- HIGH CMR -  $106\text{dB}$  at  $60\text{Hz}$ , min
- HIGH INPUT IMPEDANCE -  $10^{10}\Omega$
- LOW COST

### APPLICATIONS

- AMPLIFICATION OF SIGNALS FROM SOURCES SUCH AS:
  - Strain Gages
  - Thermocouples
  - RTDs
- REMOTE TRANSDUCER AMPLIFIER
- LOW LEVEL SIGNAL CONDITIONER
- MEDICAL INSTRUMENTATION


### DESCRIPTION

The INA104 is a high accuracy, multistage, integrated-circuit instrumentation amplifier designed for signal conditioning requirements where very-high performance is desired.

A multi-amplifier, monolithic design, which uses Burr-Brown's ultra-low drift, low noise technology, provides the highest performance with maximum versatility at the lowest cost and this makes the INA104 ideal for even high volume applications.

Burr-Brown's compatible thin-film resistors and state-of-the-art wafer level laser-trimming techniques are used for minimizing offset voltage and temperature drift. This advanced technique also maximized common-mode rejection and gain accuracy.

The INA104 also contains a fourth operational amplifier, specified separately, which can conveniently be used for some important applications such as single capacitor active low-pass filtering, easy output level shifting, Common-mode voltage active guard drive, and increased gain ( $\times 10,000$  and greater).



# SPECIFICATIONS

## ELECTRICAL

At T<sub>A</sub> = +25°C with ±15VDC power supply and in circuit of Figure 1 unless otherwise noted.

MODEL	INA104AM/HP			INA104BM/SM/JP			INA104CM/KP			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>INSTRUMENTATION AMPLIFIER</b>										
<b>GAIN</b>										
Range of Gain	1		1000	*	*	*	*	*	*	V/V
Gain Equation		$G = 1 + (40k/R_{\omega})$		*	*	*	*	*	*	V/V
Error From Equation, DC(1)		$\pm(0.08 - 0.05/G)$	$\pm(0.15 - 0.1/G)$	*	*	*	*	*	*	% of FS
Gain Temp. Coefficient(2)				*	*	*	*	*	*	ppm/°C
G = 1		2	5	*	*	*	*	*	*	ppm/°C
G = 10		20	100	*	*	*	-10	-50	*	ppm/°C
G = 100		22	110	*	*	*	-11	-55	*	ppm/°C
G = 1000		22	110	*	*	*	-11	-55	*	ppm/°C
Nonlinearity, DC		$\pm(0.002 + 10^{-5}G)$	$\pm(0.005 + 2 \times 10^{-5}G)$	$\pm(0.001 + 10^{-5}G)$		$\pm(0.002 + 10^{-5}G)$	$\pm(0.001 + 10^{-5}G)$	$\pm(0.002 + 10^{-5}G)$		% of p-p FS
<b>RATED OUTPUT</b>										
Voltage	±10	+11.5, -12.5		*	*	*	*	*	*	V
Current	±5	+11.5, -12.5		*	*	*	*	*	*	mA
Output Impedance		0.2		*	*	*	*	*	*	Ω
<b>INPUT OFFSET VOLTAGE</b>										
Initial Offset at +25°C(3)		±25 ±200/G	±50 ±400/G	±10 ±100/G		±25 ±200/G	±10 ±100/G	±25 ±200/G		μV
vs Temperature			±2 ±20/G			±0.75 ±10/G		±0.25 ±10/G		μV/°C
vs Supply		±(1 + 50/G)		*	*	*	*	*	*	μV/V
vs Time		±(1 + 20/G)		*	*	*	*	*	*	μV/mo
<b>INPUT BIAS CURRENT</b>										
Initial Bias Current (each input)		±15	±30	±10	*	*	±5	±20		nA
vs Temperature		±0.2		*	*	*	*	*	*	nA/°C
vs Supply		±0.1		*	*	*	*	*	*	nA/V
Initial Offset Current		±5	±30	±2	*	*	±2	±20		nA
vs Temperature		±0.5		*	*	*	*	*	*	nA/°C
<b>INPUT IMPEDANCE</b>										
Differential		10 <sup>10</sup>    3		*	*	*	*	*	*	Ω    pF
Common-mode		10 <sup>10</sup>    3		*	*	*	*	*	*	Ω    pF
<b>INPUT VOLTAGE RANGE</b>										
Range, Linear Response	±10			*	*	*	*	*	*	V
CMR with 1kΩ Source Imbal.				*	*	*	*	*	*	dB
DC to 60Hz, G = 1	80	90		*	*	*	*	*	*	dB
DC to 60Hz, G = 10	96	106		*	*	*	*	*	*	dB
DC to 60Hz, G = 100 to 1000	106	110		*	*	*	*	*	*	dB
<b>INPUT NOISE</b>										
Input Voltage Noise				*	*	*	*	*	*	μV, p-p
f <sub>B</sub> = 0.1Hz to 10Hz		0.8		*	*	*	*	*	*	nV/√Hz
Density, G = 1000				*	*	*	*	*	*	nV/√Hz
f <sub>0</sub> = 10Hz		18		*	*	*	*	*	*	nV/√Hz
f <sub>0</sub> = 100Hz		15		*	*	*	*	*	*	nV/√Hz
f <sub>0</sub> = 1kHz		13		*	*	*	*	*	*	nV/√Hz
Input Current Noise				*	*	*	*	*	*	pA, p-p
f <sub>B</sub> = 0.01Hz to 10Hz		50		*	*	*	*	*	*	pA/√Hz
Density				*	*	*	*	*	*	pA/√Hz
f <sub>0</sub> = 10Hz		0.8		*	*	*	*	*	*	pA/√Hz
f <sub>0</sub> = 100Hz		0.46		*	*	*	*	*	*	pA/√Hz
f <sub>0</sub> = 1kHz		0.35		*	*	*	*	*	*	pA/√Hz
<b>DYNAMIC RESPONSE</b>										
Small Signal, ±3dB Flatness				*	*	*	*	*	*	kHz
G = 1		300		*	*	*	*	*	*	kHz
G = 10		140		*	*	*	*	*	*	kHz
G = 100		25		*	*	*	*	*	*	kHz
G = 1000		2.5		*	*	*	*	*	*	kHz
Small Signal, ±1% Flatness				*	*	*	*	*	*	kHz
G = 1		20		*	*	*	*	*	*	kHz
G = 10		10		*	*	*	*	*	*	kHz
G = 100		1		*	*	*	*	*	*	Hz
G = 1000		200		*	*	*	*	*	*	Hz
Full Power, G = 1 - 100		6.4		*	*	*	*	*	*	kHz
Slew Rate, G = 1 - 100	0.2	0.4		*	*	*	*	*	*	V/μsec
Settling Time (0.1%)				*	*	*	*	*	*	μsec
G = 1		30	40	*	*	*	*	*	*	μsec
G = 100		40	55	*	*	*	*	*	*	μsec
G = 1000		350	470	*	*	*	*	*	*	μsec
Settling Time (0.01%)				*	*	*	*	*	*	μsec
G = 1		30	45	*	*	*	*	*	*	μsec
G = 100		50	70	*	*	*	*	*	*	μsec
G = 1000		500	650	*	*	*	*	*	*	μsec

# ELECTRICAL (CONT)

MODEL	INA104AM/HP			INA104BM/SM/JP			INA104CM/KP			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>OUTPUT AMPLIFIER, A<sub>1</sub></b>										
<b>OPEN-LOOP GAIN, V<sub>O</sub> = ±100</b>										
Rated Load R <sub>L</sub> ≥ 2kΩ	100	115		*	*		*	*		dB
R <sub>L</sub> ≥ 10kΩ	110	125		*	*		*	*		dB
<b>RATED OUTPUT</b>										
Voltage at R <sub>L</sub> = 2kΩ	10	+13, -14.5		*	*		*	*		V
R <sub>L</sub> = 10kΩ		+13, -14.5		*	*		*	*		V
Current	5	7.5		*	*		*	*		mA
Output Impedance		2		*	*		*	*		kΩ
Load Capacitance (unity-gain inverting)		2000		*	*		*	*		pF
Short Circuit Current		10		*	*		*	*		mA
<b>FREQUENCY RESPONSE</b>										
Unity Gain, Small Signal		1		*	*		*	*		MHz
Full Power		9		*	*		*	*		kHz
Slew Rate	0.35	0.55		*	*		*	*		V/μsec
Settling Time (unity gain)				*	*		*	*		μsec
0.1%		37		*	*		*	*		μsec
0.01%		40		*	*		*	*		μsec
<b>INPUT OFFSET VOLTAGE</b>										
Initial, T <sub>A</sub> = +25°C		±1	±2		*	*		*	*	mV
vs Temperature		±5			*	*		*	*	μV/°C
<b>INPUT BIAS CURRENT</b>		+55	+150							nA
<b>INPUT IMPEDANCE</b>										
Differential		500			*	*		*	*	kΩ
Common-Mode		100			*	*		*	*	MΩ
<b>RESISTORS, 10kΩ</b>										
Accuracy		0.5	5		*	*		*	*	%
Drift		30	50		*	*		*	*	ppm/°C
Ratio Match		0.06	0.12		*	*		*	*	%
Drift		5			*	*		*	*	ppm/°C
<b>INPUT VOLTAGE NOISE</b>										
F <sub>B</sub> = 0.1Hz to 10Hz		1.5			*	*		*	*	μV <sub>rms</sub>
Density					*	*		*	*	nV√/Hz
f <sub>o</sub> = 10Hz		35			*	*		*	*	nV√/Hz
f <sub>o</sub> = 100Hz		33			*	*		*	*	nV√/Hz
f <sub>o</sub> = 1kHz		32			*	*		*	*	nV√/Hz
<b>POWER SUPPLY, TOTAL</b>										
Rated Voltage		±15			*	*		*	*	V
Voltage Range	±5		±20		*	*		*	*	V
Current, Quiescent		±8.1	±9.6		*	*		*	*	mA
<b>TEMPERATURE RANGE</b>										
Specification										
INA104HP/JP/KP	0		+70							°C
INA104AM/BM/CM	-25		+85							°C
INA104SM	-55		+125							°C
Operation										
INA104HP/JP/KP	-40		+85							°C
INA104AM/BM/CM/SM	-55		+85							°C
Storage										
INA104HP/JP/KP	-40		+85							°C
INA104AM/BM/CM/SM	-65		+150							°C
θ <sub>J-C</sub>		115			*	*		*	*	°C/W
θ <sub>J-A</sub>		350			*	*		*	*	°C/W

\*Specifications same as for INA104HP.

### NOTES:

- Typically the tolerance of R<sub>G</sub> will be the major source of gain error. 2. Not including the TCR of R<sub>G</sub>. 3. Adjustable to zero at any one gain.

## MECHANICAL

### METAL HERMETIC DIP

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.080	1.080	26.92	27.43
B	.490	.510	12.45	12.95
C	.170	.250	4.32	6.35
D	.016	.021	0.41	0.53
G	.100 BASIC		2.54 BASIC	
H	.115	.155	2.92	3.94
K	.180	.300	3.81	7.62
L	.300 BASIC		7.62 BASIC	
R	.080	.120	2.03	3.05

NOTE: Leads in true position within 0.01" (.25mm) R at MMC at seating plane.  
Pin numbers shown for reference only. Numbers are not marked on package.

### PLASTIC DIP

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.990	1.010	25.15	25.65
B	.490	.510	12.45	12.95
C	.190	.210	4.83	5.33
D	.018	.021	0.46	0.53
G	.100 BASIC		2.54 BASIC	
H	.080	.115	2.03	2.92
K	.130	.300	3.30	7.62
L	.300 BASIC		7.62 BASIC	
R	.080	.115	2.03	2.92

NOTE: Leads in true position within 0.01" (.25mm) R at MMC at seating plane.  
Pin numbers shown for reference only. Numbers are not marked on package.


## ABSOLUTE MAXIMUM RATINGS

Supply	±20V
Internal Power Dissipation	980mW
Input Voltage Range	±V <sub>CC</sub>
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-40°C to +85°C
Lead Temperature (soldering, 10 seconds)	+300°C
Output Short-Circuit Duration	Continuous to ground


## PIN DESIGNATIONS

1. GAIN SENSE
2. +IN
3. NEGATIVE SUPPLY
4. COMMON-MODE VOLTAGE SENSE
5. GAIN
6. COMMON
7. NONINVERTING INPUT TO A<sub>4</sub>
8. OUTPUT
9. FEEDBACK RESISTOR
10. OUTPUT OF A<sub>4</sub>
11. FEEDBACK RESISTOR
12. SUMMING JUNCTION OF A<sub>4</sub>
13. POSITIVE SUPPLY
14. GAIN
15. OFFSET ADJUST
16. OFFSET ADJUST
17. -IN
18. GAIN SENSE

(TOP VIEW)















## ORDERING INFORMATION



## TYPICAL PERFORMANCE CURVES

At +25°C, ±V<sub>CC</sub> = 15VDC, and in circuit of Figure 1 unless otherwise specified.





## DISCUSSION OF PERFORMANCE

### INSTRUMENTATION AMPLIFIERS

Instrumentation amplifiers are closed-loop gain blocks whose committed circuitry accurately amplifies the voltage applied to their inputs. They respond only to the difference between the two input signals and exhibit extremely-high input impedance, both differentially and common-mode. Feedback networks are packaged within the amplifier module. Only one external gain setting resistor must be added. An operational amplifier, on the other hand, is an open-loop, uncommitted device that requires external networks to close the loop. While operational amplifiers can be used to achieve the same basic function as instrumentation amplifiers, it is difficult

to reach the same level of performance. Using operational amplifiers often leads to design trade-offs when it is necessary to amplify low level signals in the presence of common-mode voltages while maintaining high input impedances.

### THE INA104

A simplified schematic of the INA104 is shown on the first page of this data sheet. It is a three-amplifier device which provides all the desirable characteristics of a premium performance instrumentation amplifier. In addition, it has features not normally found on integrated circuit instrumentation amplifiers.

The input section (A1 and A2) incorporates high performance, low drift amplifier circuitry. The amplifiers are connected in the noninverting configuration to provide






FIGURE 2. Optional Output Offset Nulling or Offsetting Using an Amplifier (Low Impedance to Pin 6).

Figure 1 does not include additional internal op amp A<sub>4</sub>. Power supply bypassing with a 1μF tantalum capacitor or equivalent is always recommended.

In applications which do not use the fourth internal amplifier (A<sub>4</sub> - pins 7, 9, 10, 11, and 12), pin 7 should be connected to Common and pins 10 and 11 should be connected together. This will prevent the output of A<sub>4</sub> from saturating ("locking-up") and affecting the offset of the instrumentation amplifier, A<sub>1</sub>, A<sub>2</sub>, and A<sub>3</sub>.

## TYPICAL APPLICATIONS

Many applications of instrumentation amplifiers involve the amplification of low-level differential signals from bridges and transducers such as strain gages, thermocouples, and RTD's. Some of the important parameters include common-mode rejection (differential cancellation of common-mode offset and noise), input impedance, offset voltage and drift, gain accuracy, linearity, and noise. The INA104 accomplishes all of these with high precision.

Figures 3 through 13 show some typical applications circuits.

Figure 3 shows how the output stage may be used to provide additional gain. If gains greater than 1000V/V (10,000 up to 100,000 and greater) are desired it is better to place some gain in the output amplifier rather than the input stage due to the low values of R<sub>G</sub> required (R<sub>G</sub> < 40Ω for (1 + 40k/R<sub>G</sub>) > 1000). Note, however, that accuracy can degrade due to very-high amplification of offset, drift, and noise errors.

Output offsetting ("zero suppression" or "zero elevation") may be more easily accomplished with the INA104 than




FIGURE 3. Additional Gain From Output Stage.

with most other IC instrumentation amplifiers as shown in Figure 4. The use of the extra internal op amp, A<sub>4</sub>, means that CMR of the instrument amp is not disturbed, and that a convenient value of variable resistor can be used. The circuit shown in Figure 2 can also be used to achieve the desired offsetting by scaling the resistors R<sub>1</sub> and R<sub>2</sub>. A low impedance path from pin 6 to Common should be provided to achieve the high CMR specified. Resistance above 0.1Ω will cause the CMR to fall below 106dB.




FIGURE 4. Output Offsetting.






FIGURE 5. Use of Guard Drive.

Amplifier A<sub>4</sub> also allows active low-pass filtering to be implemented conveniently with a single capacitor. Filtering can be used for noise reduction or band-limiting of the output signal as shown in Figure 6.

The common-mode voltage from the 26kΩ resistors in the input section appears at pin 4. Figure 5 shows how this voltage can be used to drive the shield of the input cable. Since the cable is driven at the common-mode voltage, the effects of distributed capacitance is reduced and the AC system common-mode rejection may be improved. Amplifier A<sub>4</sub> buffers the CMV at pin 4 from the input cable.




FIGURE 6. Active Low Pass Filtering.




FIGURE 7. Output Power Boosting.




FIGURE 8. CMR Trim.




FIGURE 9. Amplification of a Differential Voltage from a Resistance Bridge.




FIGURE 10. Amplification of a Transformer Coupled Analog Signal.





# INA105

## Precision Unity Gain DIFFERENTIAL AMPLIFIER

### FEATURES

- CMR 86dB min over temp
- GAIN ERROR 0.01% max
- NONLINEARITY 0.001% max
- NO EXTERNAL ADJUSTMENTS REQUIRED
- EASY TO USE
- COMPLETE SOLUTION
- HIGHLY VERSATILE
- LOW COST
- TO-99 HERMETIC METAL AND LOW COST PLASTIC PACKAGES

### APPLICATIONS


- DIFFERENTIAL AMPLIFIER
- BASIC INSTRUMENTATION AMPLIFIER BUILDING BLOCK
- UNITY-GAIN INVERTING AMPLIFIER
- GAIN-OF-1/2 AMPLIFIER
- NONINVERTING GAIN-OF-2 AMPLIFIER
- AVERAGE VALUE AMPLIFIER
- ABSOLUTE VALUE AMPLIFIER
- SUMMING AMPLIFIER
- SYNCHRONOUS DEMODULATOR
- CURRENT RECEIVER WITH COMPLIANCE TO RAILS
- 4mA to 20mA TRANSMITTER
- VOLTAGE-CONTROLLED CURRENT SOURCE
- ALL-PASS FILTERS

### DESCRIPTION

The INA105 is a precision unity-gain differential amplifier. As a monolithic circuit, it offers high reliability at low cost. It consists of a premium grade operational amplifier and an on-chip precision resistor network.

As a special feature, the INA105 can drive 20mA from the positive supply. This simplifies construction of 4mA to 20mA current sources and transmitters.

The INA105 is completely self-contained and offers the user a highly versatile function. No adjustments to gain, offset, and CMR are necessary. This provides three important advantages: (1) lower initial design engineering time, (2) lower manufacturing assembly time and cost, and (3) easy cost-effective field repair of a precision circuit.



# SPECIFICATIONS

## ELECTRICAL

At +25°C,  $V_{CC} = \pm 15V$  unless otherwise noted.

PARAMETER	CONDITIONS	INA105AM			INA105BM			INA105KP			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>GAIN</b>											
Initial <sup>(1)</sup>			1			*			*		V/V
Error vs Temperature			0.005	0.01		*	*		0.01	0.025	%
Nonlinearity <sup>(2)</sup>			1	5		*	*		*	*	ppm/°C
			0.0002	0.001		*	*		*	*	%
<b>OUTPUT</b>											
Rated Voltage	$I_o = +20mA, -5mA$	10	12		*	*		*	*		V
Rated Current	$E_o = 10V$	+20, -5			*	*		*	*		mA
Impedance			0.01			*			*		$\Omega$
Current Limit	To common		+40/-10			*			*		mA
Capacitive Load	Stable operation		1000			*			*		pF
<b>INPUT</b>											
Impedance	Differential		50			*			*		k $\Omega$
	Common-mode		50			*			*		k $\Omega$
Voltage Range	Differential	$\pm 10$			*	*		*	*		V
	Common-mode	$\pm 20$			*	*		*	*		V
Common-mode Rejection <sup>(3)</sup>	$T_A = T_{MIN}$ to $T_{MAX}$	80	90		86	100		72	*		dB
<b>OFFSET VOLTAGE</b>											
Initial	RTO <sup>(4)(5)</sup>		50	250		*	*		*	500	$\mu V$
vs Temperature			5	20		5	10		*	*	$\mu V/°C$
vs Supply	$\pm V_{CC} = 6V$ to $18V$		1	25		*	15		*	*	$\mu V/V$
vs Time			20			*			*	*	$\mu V/mo$
<b>OUTPUT NOISE VOLTAGE</b>											
$F_b = 0.01Hz$ to $10Hz$	RTO <sup>(4)(5)</sup>		2.4			*			*		$\mu V$ p-p
$F_o = 10kHz$			60			*			*		nV/ $\sqrt{Hz}$
<b>DYNAMIC RESPONSE</b>											
Small Signal	-3dB		1			*	*		*	*	MHz
Full Power BW	$V_o = 20V$ p-p	30	50		*	*		*	*	*	kHz
Slew Rate		2	3		*	*		*	*	*	V/ $\mu s$
Settling Time: 0.1%	$V_o = 10V$ step		4			*	*		*	*	$\mu s$
0.01%	$V_o = 10V$ step		5			*	*		*	*	$\mu s$
0.01%	$V_{CM} = 10V$ step, $V_{DIFF} = 0V$		1.5			*	*		*	*	$\mu s$
<b>POWER SUPPLY</b>											
Rated			$\pm 15$		*	*		*	*		V
Voltage Range	Derated performance	$\pm 5$		$\pm 18$	*	*		*	*		V
Quiescent Current	$V_{OUT} = 0V$		$\pm 1.5$	$\pm 2$	*	*		*	*		mA
<b>TEMPERATURE RANGE</b>											
Specification		-25		+85	*	*		0	*	+70	°C
Operation		-55		+125	*	*		-25	*	+85	°C
Storage		-65		+150	*	*		-40	*	+85	°C

\* Specification same as for INA105AM.

NOTES: (1) Connected as difference amplifier (see Figure 4). (2) Nonlinearity is the maximum peak deviation from the best-fit straight line as a percent of full-scale peak-to-peak output. (3) With zero source impedance (see Maintaining CMR section). (4) Referred to output in unity-gain difference configuration. Note that this circuit has a gain of 2 for the operational amplifier's offset voltage and noise voltage. (5) Includes effects of amplifier's input bias and offset currents. (6) Includes effects of amplifier's input current noise and thermal noise contribution of resistor network.

## MECHANICAL

**TO-99 PACKAGE**

NOTE: Leads in true position within  $0.10''$  (.25mm) R at MMC at seating plane.  
Pin numbers shown for reference only. Numbers are not marked on package.


DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.165	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.200 BASIC		5.08 BASIC	
H	.025	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	--	12.7	--
L	.110	.160	2.79	4.08
M	45° BASIC		45° BASIC	
N	.095	.105	2.41	2.67

**"P" PACKAGE**  
Plastic DIP


DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.355	.400	9.03	10.16
A <sub>1</sub>	.340	.385	8.63	9.80
B	.250	.295	6.35	7.52
B <sub>1</sub>	.200	.250	5.08	6.35
C	.120	.200	3.05	5.08
D	.019	.023	0.38	0.58
E	.030	.070	0.76	1.78
G	.100 BASIC		2.54 BASIC	
H	.025	.050	0.64	1.27
J	.026	.076	0.66	1.93
K	.010	.155	0.25	3.93
L	.300 BASIC		7.63 BASIC	
M	0° 15°	0° 15°		
N	.010	.030	0.25	0.76
P	.025	.050	0.64	1.27

NOTE: Leads in true position within  $0.01''$  (0.25mm) R at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package. Pin material and plating composition conform to Method 2003 (solderability of MIL-STD-883 (except paragraph 3.2)).


## PIN DESIGNATIONS



## PIN DESIGNATIONS



## ORDERING INFORMATION




## ABSOLUTE MAXIMUM RATINGS

Supply .....	±18V
Input Voltage Range .....	±V <sub>cc</sub>
Operating Temperature Range: M .....	-55°C to +125°C
P .....	-40°C to +85°C
Storage Temperature Range .....	-65°C to +125°C
Lead Temperature (soldering 10 seconds) .....	+300°C
Output Short Circuit to Common .....	Continuous


## TYPICAL PERFORMANCE CURVES

T<sub>A</sub> = 25°C, ±V<sub>cc</sub> = 15VDC unless otherwise noted.


STEP RESPONSE




SMALL SIGNAL RESPONSE  
(No Load)




SMALL SIGNAL RESPONSE  
(R<sub>LOAD</sub> = ∞Ω, C<sub>LOAD</sub> = 1000pF)




POWER SUPPLY REJECTION  
VS FREQUENCY



CMR VS FREQUENCY





COMMON-MODE INPUT RANGE VS SUPPLY  
(Difference Amplifier Connected, V<sub>OUT</sub> = 0)



# TYPICAL PERFORMANCE CURVES [CONT]

$T_A = +25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.



## DISCUSSION OF PERFORMANCE

The INA105 is the new solution to a widely occurring problem—how to realize a very accurate unity-gain differential amplifier at low cost. Burr-Brown's solution is a reliable monolithic circuit including both operational amplifier and thin-film resistors on the chip. State-of-the-art laser-trimming techniques assure total error of less than  $\pm 0.015\%$  (gain error, nonlinearity, offsets, and common-mode rejection).

The performance of the unity-gain differential amplifier circuit can mistakenly be taken for granted. The necessary resistor accuracy is difficult to achieve, especially over temperature. Two classical techniques employed for obtaining the necessary accuracy are either manual trimming or the use of available packaged matched and tracking resistor networks. Both are expensive compared to the cost of the complete INA105.

The INA105 provides the total solution. By using a computer-controlled laser-trimming procedure, both accuracy and low cost are guaranteed. This makes external adjustment of gain, CMR, and offset voltage unnecessary. The user can be assured of excellent accuracy over temperature due to the properties inherent in Burr-Brown's thin-film resistors.

Other advantages are also apparent. Design, purchasing, and inventory costs are reduced. Labor time in adjusting independent resistors is eliminated both during manufacturing and field repair. Best of all, expensive potentiometers are not required. This further enhances circuit reliability.

## BASIC POWER SUPPLY AND SIGNAL CONNECTIONS

Figure 1 shows the proper connections for power supply and signal. Supplies should be decoupled with  $1\mu\text{F}$  tantalum capacitors as close to the amplifier as possible. To avoid gain and CMR errors introduced by the external circuit, connect grounds as indicated, being sure to minimize ground resistance.




FIGURE 1. Basic Power Supply and Signal Connections.

## OFFSET ADJUSTMENT

Figure 2 shows the offset adjustment circuit for the INA105. This circuit will allow  $\pm 300\mu\text{V}$  of adjustment and will not affect the gain accuracy or CMR.




FIGURE 2. Offset Adjustment.

## MAINTAINING COMMON-MODE REJECTION

Two factors are important in maintaining high CMR: (1) resistor matching and tracking (the internal INA105 circuitry does this for the user) and (2) source impedance including its imbalance.

Referring to Figure 1, the CMR depends upon the match of the internal  $R_4/R_3$  ratio to the  $R_1/R_2$  ratio. A CMR of 100dB requires resistor matching of 0.002%. To maintain 86dB, minimum CMR to  $+85^\circ\text{C}$ , the resistor TCR tracking must be better than 2ppm/ $^\circ\text{C}$ . These accuracies are difficult and expensive to reliably achieve with discrete components.

Any source impedance adds directly to the input resistors,  $R_1$  and  $R_3$ , and will degrade DC and AC CMR. Likewise any wiring resistance adds directly to any of the precision difference resistors. A resistance of  $0.5\Omega$  (0.002% of  $25\text{k}\Omega$ ) will degrade the 100dB CMR of the INA105;  $5\Omega$  will degrade the CMR to 80dB. Don't be tempted to interchange pins 1 and 3 or pins 2 and 5. The resistors in the INA105 are carefully matched to faithfully preserve the proper ratios. If they are switched, CMR and temperature drift performance will be degraded.

When input filters are used preceding an instrumentation amplifier (see Figure 5), care should also be taken to match RCs on the two input lines. For example, mismatched input filters for high frequencies will reduce the CMR at lower frequencies, e.g. 60Hz. Differential filters will not degrade AC CMR.

## RESISTOR NOISE IN THE INA105

Figure 3 shows the model for calculating resistor noise in the INA105. Resistors have Johnson noise resulting from thermal agitation. The expression for this noise is:

$$E_{\text{RMS}} = \sqrt{4KTRB}$$

Where:  $K$  = Boltzman's constant (J/ $^\circ\text{K}$ )

$T$  = Absolute temperature ( $^\circ\text{K}$ )

$R$  = Resistance ( $\Omega$ )

$B$  = Bandwidth (Hz)




FIGURE 3. Resistor Noise Model.

At room temperature, this noise becomes:

$$E_N = 1.3^{-10} \sqrt{R} \quad (\text{V}/\sqrt{\text{Hz}})$$

The three noise sources in Figure 2 are:

$$E_{N1} = 1.3^{-10} (R_2/R_1) \sqrt{R_1}$$

$$E_{N2} = 1.3^{-10} \sqrt{R_2}$$

$$E_{N3} = 1.3^{-10} (1 + R_2/R_1) \sqrt{R_3 \parallel R_4}$$

The output noise (given  $R_1 = R_2 = R_3 = R_4 = 25\text{k}\Omega$ ) is:

$$E_{NO} = 2.6^{-10} \sqrt{R}$$

$$E_{NO} = 41\text{nV}_{\text{RMS}}/\sqrt{\text{Hz}}$$

For example,

$$E_{NO} \text{ within a } 100\text{Hz BW} = 410\text{nV}_{\text{RMS}}$$

$$= 2460\text{nV}_{\text{P-P}} \text{ with a crest factor of 6}$$

(statistically includes 99.7% of all noise peak occurrences)

This is the noise due to the resistors alone. It is included in the noise specification of the INA105.

## APPLICATIONS CIRCUITS

The INA105 is ideally suited for a wide range of circuit functions. Figures 4 through 29 show many applications circuits ranging from difference amplifiers and single-ended gain blocks to average and absolute value amplifiers. It is ideal as a current-loop receiver. Also, since the positive output current drive has been extended, it serves uniquely as a current transmitter for ranges such as 4mA to 20mA.







FIGURE 4. Precision Difference Amplifier.



For low source impedance applications, an input stage using OPA37 op amps will give the best low noise, offset, and temperature drift performance. At source impedances above about 10kΩ, the bias current noise of the OPA37 reacting with the input impedance begins to dominate the noise performance. For these applications, using the OPA111 or Dual OPA2111 FET input op amp will provide lower noise performance. For lower cost use the OPA121 plastic. To construct an electrometer use the OPA128.

A <sub>1</sub> , A <sub>2</sub>	R <sub>1</sub> (Ω)	R <sub>2</sub> (Ω)	Gain (V/V)	CMRR (dB)	Max I <sub>b</sub>	Noise at 1kHz (nV/√Hz)
OPA37A	50.5	2.5k	100	128	40nA	4
OPA111B	202	10k	100	110	1pA	10
OPA128LM	202	10k	100	118	75fA	38

FIGURE 5. Precision Instrumentation Amplifier.




FIGURE 6. Current Receiver with Compliance to Rails.




FIGURE 7. Precision Unity-Gain Inverting Amplifier.




FIGURE 8. ±10V Precision Voltage Reference.




FIGURE 9. ±5V Precision Voltage Reference.




FIGURE 10. Precision Unity-Gain Buffer.




FIGURE 12. Precision Average Value Amplifier.




FIGURE 11. Pseudoground Generator.




FIGURE 13. Precision Bipolar Offsetting..




FIGURE 14. Instrumentation Amplifier Guard Drive Generation.




FIGURE 15. Precision (Gain = 2) Amplifier.




FIGURE 19. Precision (Gain = 1/2) Amplifier. Allows ±20V Input with ±15V Power Supplies.




FIGURE 16. All-Pass Filter (provides unity gain and 0° to 180° phase shift output for frequencies of DC to ∞Hz).




FIGURE 20. All-Pass Filter (provides unity gain and -180° to 0° phase shift output for frequencies of DC to ∞Hz).




FIGURE 17. Precision Summing Amplifier.




FIGURE 18. Precision Summing Amplifier with Gain.




FIGURE 21. Differential Output Difference Amplifier.




FIGURE 22. Precision Summing Instrumentation Amplifier.




FIGURE 23. Precision Voltage-to-Current Converter with Differential Inputs.




FIGURE 25. Precision Voltage-Controlled Current Source with Buffered Differential Inputs and Gain.




FIGURE 24. Differential Input Voltage-to-Current Converter for Low  $I_{out}$ .




FIGURE 26. Digitally-Controlled Gain of  $\pm 1$  Amplifier.




FIGURE 27. Boosting Instrumentation Amplifier Common-Mode Range From  $\pm 5V$  to  $\pm 7.5V$  with 10V Full-Scale Output.




FIGURE 28. Precision Absolute Value Buffer.




FIGURE 29. Precision 4 to 20mA Current Transmitter.

**Fast-Settling FET-Input  
 Very High Accuracy  
 INSTRUMENTATION AMPLIFIER**

**FEATURES**

- **LOW BIAS CURRENT:** 50pA, max
- **FAST SETTling:** 4 $\mu$ s to 0.01%
- **HIGH CMR:** 106dB, min; 90dB at 10kHz
- **CONVENIENT INTERNAL GAINS:** 1, 10, 100, 200, 500
- **VERY-LOW GAIN DRIFT:** 10 to 50ppm/ $^{\circ}$ C
- **LOW OFFSET DRIFT:** 2 $\mu$ V/ $^{\circ}$ C
- **LOW COST**
- **PINOUT COMPATIBLE WITH AD524 AND AD624,** allowing upgrading of many existing applications

**APPLICATIONS**


- Fast scanning rate multiplexed input data acquisition system amplifier
- Fast differential pulse amplifier
- High speed, low drift gain block
- Amplification of low level signals from high impedance sources and sensors
- Instrumentation amplifier with input low pass filtering using large series resistors
- Instrumentation amplifier with overvoltage input protection using large series resistors
- Amplification of signals from strain gauges, thermocouples, and RTDs

**DESCRIPTION**

The INA110 is a monolithic FET input instrumentation amplifier with a maximum bias current of 50pA. The circuit provides fast settling of 4 $\mu$ s to 0.01%. Laser trimming guarantees exceptionally good DC performance. Voltage noise is low, and current noise is virtually zero. Internal gain set resistors guarantee high gain accuracy and low gain drift. Gains of 1, 10, 100, 200, and 500 are provided.

The inputs are inherently protected by P-channel FETs on each input. Differential and common-mode voltages should be limited to  $\pm V_{CC}$ . When severe overvoltage exists, use diode clamps as shown in the application section.

The INA110 is ideally suited for applications requiring large input resistors for overvoltage protection or filtering. Input signals from high source impedances can easily be handled without degrading DC performance. Fast settling for rapid scanning data acquisition systems is now achievable with one component, the INA110.



\* Connect to  $R_a$  for desired gain.

# SPECIFICATIONS

## ELECTRICAL

At +25°C,  $\pm V_{CC} = 15VDC$ ,  $R_L = 2k\Omega$  unless otherwise noted.

PARAMETER	CONDITIONS	INA110AG			INA110BG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>GAIN</b>								
Range of Gain		1		800	*		*	V/V
Gain Equation <sup>(1)</sup>				$G = 1 + [40K/(R_a + 50\Omega)]$				V/V
Gain Error, DC: G = 1			0.002	0.04		*	0.02	%
G = 10			0.01	0.1		0.005	0.05	%
G = 100			0.02	0.2		0.01	0.1	%
G = 200			0.04	0.4		0.02	0.2	%
G = 500			0.1	1.0		0.05	0.5	%
Gain Temp. Coefficient: G = 1			±3	±20		*	±10	ppm/°C
G = 10			±4	±20		±2	±10	ppm/°C
G = 100			±6	±40		±3	±20	ppm/°C
G = 200			±10	±60		±5	±30	ppm/°C
G = 500			±25	±100		±10	±50	ppm/°C
Nonlinearity, DC: G = 1			±0.001	±0.01		±0.0005	±0.005	% of FS
G = 10			±0.002	±0.01		±0.001	±0.005	% of FS
G = 100			±0.004	±0.02		±0.002	±0.01	% of FS
G = 200			±0.006	±0.02		±0.003	±0.01	% of FS
G = 500			±0.01	±0.04		±0.005	±0.02	% of FS
<b>OUTPUT</b>								
Voltage, $R_L = 2k\Omega$	Over temp	±10	±12.7		*	*		V
Current	Over temp	±5	±25		*	*		mA
Short-Circuit Current			±25			*		mA
Capacitive Load	Stability		5000			*		pF
<b>INPUT</b>								
<b>OFFSET VOLTAGE<sup>(2)</sup></b>								
Initial Offset vs Temperature vs Supply	$V_{CC} = \pm 6V$ to $\pm 18V$		$\pm(100+1000/G)$ $\pm(2+20/G)$ $\pm(4+60/G)$	$\pm(500+5000/G)$ $\pm(5+100/G)$ $\pm(30+300/G)$		$\pm(50+600/G)$ $\pm(1+10/G)$ $\pm(2+30/G)$	$\pm(250+3000/G)$ $\pm(2+50/G)$ $\pm(10+180/G)$	$\mu V$ $\mu V/°C$ $\mu V/V$
<b>BIAS CURRENT</b>								
Initial Bias Current	Each input		20	100		10	50	pA
Initial Offset Current			2	50		1	25	pA
Impedance: Differential			$5 \times 10^{12} \parallel 6$			*		$\Omega \parallel pF$
Common-Mode			$2 \times 10^{12} \parallel 1$			*		$\Omega \parallel pF$
<b>VOLTAGE RANGE</b>								
Range, Linear Response	$V_{IN}$ Diff. = $0V^{(3)}$	±10	±12					V
CMR with 1k $\Omega$ Source Imbalance:								
G = 1	DC	70	90		80	100		dB
G = 10	DC	87	104		96	112		dB
G = 100	DC	100	110		106	116		dB
G = 200	DC	100	110		106	116		dB
G = 500	DC	100	110		106	116		dB
<b>NOISE, Input<sup>(4)</sup></b>								
Voltage, $f_o = 10kHz$			10			*		$nV/\sqrt{Hz}$
$f_b = 0.1Hz$ to 10Hz			1			*		$\mu Vp-p$
Current, $f_o = 10kHz$			1.8			*		$fA/\sqrt{Hz}$
<b>NOISE, Output<sup>(4)</sup></b>								
Voltage, $f_o = 10kHz$			65			*		$nV/\sqrt{Hz}$
$f_b = 0.1Hz$ to 10Hz			8			*		$\mu Vp-p$
<b>DYNAMIC RESPONSE</b>								
Small Signal: G = 1	-3dB		2.5			*		MHz
G = 10			2.5			*		MHz
G = 100			470			*		kHz
G = 200			240			*		kHz
G = 500			100			*		kHz
Full Power	$V_{OUT} = \pm 10V$ , $R_L = 2k\Omega$	190	270		*	*		kHz
Slew Rate	G = 1 to 200	12	17		*	*		V/ $\mu s$
Settling Time:								
0.1%, G = 1	$V_o = 20V$ step		4			*		$\mu s$
G = 10			2			*		$\mu s$
G = 100			3			*		$\mu s$
G = 200			5			*		$\mu s$
G = 500			11			*		$\mu s$


## ELECTRICAL (CONT)

PARAMETER	CONDITIONS	INA110AG			INA110BG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Settling Time: 0.01%, G = 1	V <sub>O</sub> = 20V step		5	12.5		*	*	μs
G = 10			3	7.5		*	*	μs
G = 100			4	7.5		*	*	μs
G = 200			7	12.5		*	*	μs
G = 500			16	25		*	*	μs
Overload Recovery <sup>(5)</sup>	50% overdrive		1			*		μs
<b>POWER SUPPLY</b>								
Rated Voltage			±15			*	*	V
Voltage Range		±6		±18	*		*	V
Quiescent Current	V <sub>O</sub> = 0V		±3.0	±4.5		*	*	mA
<b>TEMPERATURE RANGE</b>								
Specification		-25		+85	*		*	°C
Operation		-55		+125	*		*	°C
Storage		-65		+150	*		*	°C
θ <sub>JA</sub>			100			*		°C/W

\* Same as INA110AG.

NOTES: (1) Gains other than 1, 10, 100, 200, and 500 can be set by adding an external resistor, R<sub>G</sub>, between pin 3 and pins 11, 12, and 16. Gain accuracy is a function of R<sub>G</sub> and the internal resistors which have a ±20% tolerance with 20ppm/°C drift. (2) Adjustable to zero. (3) For differential input voltage other than zero, see Typical Performance Curves. (4)  $V_{NOISE RT1} = \sqrt{V_N^2 INPUT + (V_N OUTPUT / Gain)^2}$ . (5) Time required for output to return from saturation to linear operation following the removal of an input overdrive voltage.

## MECHANICAL



## ABSOLUTE MAXIMUM RATINGS

Supply	±18V
Input Voltage Range	±V <sub>CC</sub>
Operating Temperature Range	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering 10 seconds)	+300°C
Output Short-Circuit Duration	Continuous to Common

## PIN CONFIGURATION

-In	1	16	×200
+In	2	15	Output Offset Adjust
R <sub>G</sub>	3	14	Output Offset Adjust
Input Offset Adjust	4	13	×10
Input Offset Adjust	5	12	×100
Reference	6	11	×500
-V <sub>CC</sub>	7	10	Output Sense
+V <sub>CC</sub>	8	9	Output













## ORDERING INFORMATION

Basic Model Number	INA110	X	G
Performance Grade Code	A, B: -25°C to +85°C		
Package Code	G: 16-Pin Hermetic DIP		




# TYPICAL PERFORMANCE CURVES

$T_A = 25^\circ\text{C}$ ,  $\pm V_{CC} = 15\text{VDC}$  unless otherwise noted.



# TYPICAL PERFORMANCE CURVES (CONT)

$T_A = 25^\circ\text{C}$ ,  $\pm V_{CC} = 15\text{VDC}$  unless otherwise noted.



## DISCUSSION OF PERFORMANCE

A simplified diagram of the INA110 is shown on the first page. The design consists of the classical three operational amplifier configuration with precision FET buffers on the input. The result is an instrumentation amplifier with premium performance not normally found in integrated circuits.

The input section ( $A_1$  and  $A_2$ ) incorporates high performance, low bias current, and low drift amplifier circuitry. The amplifiers are connected in the noninverting configuration to provide high input impedance ( $10^{12}\Omega$ ). Laser-trimming is used to achieve low offset voltage. Input cascoding assures low bias current and high CMR. Thin-film resistors on the integrated circuit provide excellent gain accuracy and temperature stability.

The output section ( $A_3$ ) is connected in a unity-gain difference amplifier configuration. Precision matching of the four  $10\text{k}\Omega$  resistors, especially over temperature and time, assures high common-mode rejection.




FIGURE 1. Basic Circuit Connection.

## BASIC POWER SUPPLY AND SIGNAL CONNECTIONS

Figure 1 shows the proper connections for power supply and signal. Supplies should be decoupled with  $1\mu\text{F}$  tantalum capacitors as close to the amplifier as possible. To avoid gain and CMR errors introduced by the external circuit, connect grounds as indicated, being sure to minimize ground resistance. Resistance in series with the reference (pin 6) will degrade CMR. Also to maintain stability, avoid capacitance from the output to the gain set, offset adjust, and input pins. The layout shown in Figure 2 is suggested for best performance.

## OFFSET ADJUSTMENT

Figure 3 shows the offset adjustment circuit for the INA110. Both the offset of the input stage and output stage can be adjusted separately. Notice that the offset referred to the INA110's input (RTI) is the offset of the input stage plus the offset of the output stage divided by




FIGURE 2. Recommended PC Board Layout for INA110.




FIGURE 3. Offset Adjustment Circuit.

the gain of the input stage. This allows specification of offset independent of gain.

For systems using computer autozeroing techniques, neither offset nor offset drift are of concern. In many other applications the factory-trimmed offset gives excellent results. When greater accuracy is desired, one adjustment is usually sufficient. In high gains (>100) adjust only the input offset, and in low gains the output offset. For higher precision in all gains, both can be adjusted by first selecting high gain and adjusting input offset and then low gain and adjusting output offset. The offset adjustment will, however, add to the drift by approximately  $0.33\mu\text{V}/^\circ\text{C}$  per  $100\mu\text{V}$  of input offset voltage that is adjusted. Therefore, care should be taken when considering use of adjustment.

Output offsetting can be accomplished as shown in Figure 4 by applying a voltage to the reference (pin 6)




FIGURE 4. Output Offsetting.

through a buffer. This limits the resistance in series with pin 6 to minimize CMR error. Be certain to keep this resistance low. Note that the offset error can be adjusted at this reference point with no appreciable degradation in offset drift.

## GAIN SELECTION

Gain selection is accomplished by strapping the appropriate pins together on the INA110. Table I shows possible gains from the internal resistors. Keep the connections as short as possible to maintain accuracy.

TABLE I. Internal Gain Connections.

Gain	Connect pin 3 to pin —	Gain Accuracy (%)	Gain Drift (ppm/°C)
The following gains have guaranteed accuracy:			
1	none	0.02	10
10	13	0.05	10
100	12	0.1	20
200	16	0.2	30
500	11	0.5	50
The following gains have typical accuracy as shown:			
300	12 & 16	0.25	10
600	11 & 12	0.25	40
700	11 & 16	2.0	40
800	11, 12, & 16	2.0	80

Gains other than 1, 10, 100, 200, and 500 can be set by adding an external resistor,  $R_G$ , between pin 3 and pins 12, 16, and 11. Gain accuracy is a function of  $R_G$  and the internal resistors which have a  $\pm 20\%$  tolerance with  $20\text{ppm}/^\circ\text{C}$  drift. The equation for choosing  $R_G$  is shown below.

$$R_G = \frac{40k}{G-1} - 50\Omega$$

Gain can also be changed in the output stage by adding resistance to the feedback loop shown in Figure 5. This is useful for increasing the total gain or reducing the input stage gain to prevent saturation of input amplifiers.

The output gain can be changed as shown in Table II. Matching of  $R_1$  and  $R_3$  is required to maintain high CMR.  $R_2$  sets the gain with no effect on CMR.

TABLE II. Output Stage Gain Control.

Output Stage Gain	$R_1$ and $R_3$	$R_2$
2	1.2kΩ	2.74kΩ
5	1kΩ	511Ω
10	1.5kΩ	340Ω

## COMMON-MODE INPUT RANGE

It is important not to exceed the input amplifiers' dynamic range (see Typical Performance Curves). The differential input signal and its associated common-mode voltage should not cause the output of  $A_1$  and  $A_2$  (input amplifiers) to exceed approximately  $\pm 10\text{V}$  with  $\pm 15\text{V}$  supplies or nonlinear operation will result. Such large common-mode voltages, when the INA110 is in high gain, can cause saturation of the input stage even though the differential input is very small. This can be avoided by reducing the input stage gain and increasing the output stage gain with an H pad attenuator (see Figure 5).




FIGURE 5. Gain Adjustment of Output Stage Using H Pad Attenuator.

### OUTPUT SENSE

An output sense has been provided to allow greater accuracy in connecting the load. By attaching this feedback point to the load at the load site, IR drops due to load currents are eliminated since they are inside the feedback loop. Proper connection is shown in Figure 1. When more current is to be supplied, a power booster can be placed within the feedback loop as shown in Figure 6. Buffer errors are minimized by the loop gain of the output amplifier.




FIGURE 6. Current Boosting the Output.

### LOW BIAS CURRENT OF FET INPUT ELIMINATES DC ERRORS

Because the INA110 has FET inputs, bias currents drawn through input source resistors have a negligible effect on DC accuracy. The picoamp levels produce no more than microvolts through megohm sources. Thus, input filtering and input series protection are readily achievable.

A return path for the input bias currents must always be provided to prevent charging of stray capacitance. Otherwise the output can wander and saturate. A  $1M\Omega$  to  $10M\Omega$  resistor from the input to common will return floating sources such as transformers, thermocouples, and AC-coupled inputs (see Applications section).

### DYNAMIC PERFORMANCE

The INA110 is a fast-settling FET input instrumentation amplifier. Therefore, careful attention to minimize stray capacitance is necessary to achieve specified performance. High source resistance will interact with input capacitance to reduce the overall bandwidth. Also, to maintain stability, avoid capacitance from the output to the gain set, offset adjust, and input pins (see Figure 2 for PC board layout).

When using high source resistance ( $>20k\Omega$ ) in the positive input only, bypass it to ground with at least 50pF to maintain stability.

The INA110 is designed for fast settling with easy gain selection. It has especially excellent settling in high gain. It can also be used in fast-settling unity-gain applications. As with all such amplifiers, the INA110 does exhibit significant gain peaking when set to a gain of 1. It is, however, unconditionally stable. The gain peaking can be cancelled by band-limiting the negative input to 400kHz with a simple external RC circuit for applications requiring flat response.

Another distinct advantage of the INA110 is the high frequency CMR response. High frequency noise and sharp common-mode transients will be rejected. To preserve AC CMR, be sure to minimize stray capacitance on the input lines. Matching the RCs in the two inputs will help to maintain high AC CMR.

### APPLICATIONS

In addition to general purpose uses, the INA110 is designed to accurately handle two important and demanding applications: (1) inputs with high source impedances such as capacitance/crystal/photodetector sensors and low-pass filters and series-input protection devices, and (2) rapid-scanning data acquisition systems requiring fast settling time. Because the user has access to the output sense, current sources can also be constructed using a minimum of external components. Figures 7 through 24 show application circuits.




FIGURE 7. Transformer-Coupled Amplifier.




FIGURE 8. Floating Source Instrumentation Amplifier.




FIGURE 9. Instrumentation Amplifier with Shield Driver.




FIGURE 10. Bridge Amplifier with 1Hz Low-Pass Input Filter.




FIGURE 11. AC-Coupled Differential Amplifier for Frequencies Greater Than 0.016Hz.




FIGURE 12. Programmable-Gain Instrumentation Amplifier (Precision Noninverting or Inverting Buffer with Gain).




FIGURE 13. Ratiometric Light Amplifier (Absorbance Measurement).




FIGURE 14. Rapid-Scanning-Rate Data Acquisition Channel with 5μs Settling to 0.01%.




FIGURE 15. Fast-Settling Low-Noise Instrumentation Amplifier with Gain of 1000.




FIGURE 16. Precision Gain-of-10 Amplifier with 60Hz Input Notch Filter.




FIGURE 17. Input-Protected Instrumentation Amplifier with Minimal Degradation of DC Accuracy.




FIGURE 18. Load Cell Weighing Scale Instrumentation Amplifier.




FIGURE 19. Differential Input Power Amplifier.




FIGURE 20. Differential Input FET Buffered Current Source.




FIGURE 22. Differential Input/Differential Output Amplifier.




FIGURE 21. Unity-Gain Differential Amplifier with Common-Mode Voltage Range of 1000V.






FIGURE 23. Digitally-Controlled Fast-Settling Programmable-Gain Instrumentation Amplifier.




FIGURE 24. Thermocouple Amplifier with Cold Junction Compensation and Input Low-Pass Filtering (<1Hz).

## Digitally-Controlled Programmable Gain/Multiplexed Input OPERATIONAL AMPLIFIER

### FEATURES

- HIGH GAIN ACCURACY,  $\pm 0.02\%$ , max (B grade)
- LOW NONLINEARITY,  $\pm 0.005\%$ , max (B grade)
- FAST SETTLING,  $5\mu\text{sec}$  to  $0.01\%$
- LOW CHANNEL-TO-CHANNEL CROSSTALK,  $\pm 0.003\%$
- INPUT PROTECTION,  $\pm 20\text{V}$ , max above  $\pm V_{CC}$
- 8 ANALOG INPUT CHANNELS WITH HIGH  $Z_{IN}$ ,  $10^{11}\Omega$
- 8 BINARY GAINS 1, 2, 4, 8, 16, 32, 64, 128 (V/V)
- FULLY MICROPROCESSOR-COMPATIBLE

### APPLICATIONS

- DATA ACQUISITION SYSTEM AMPLIFIER
- SOFTWARE ERROR CORRECTION
- AUTO-ZEROING CAPABILITY
- DIGITALLY-CONTROLLED AUTORANGING SYSTEM
- TEST EQUIPMENT
- REMOTE INSTRUMENTATION SYSTEM
- SYSTEM DYNAMIC RANGE AND RESOLUTION IMPROVEMENT

### DESCRIPTION


The PGA100 is a precision, digitally-programmable-gain multiplexed-input amplifier. The user can select any one of eight analog input channels simultaneously with any one of eight noninverting binary weighted gain steps from 1 to 128 (V/V). The digital gain and channel select are latchable for microprocessor interface. Also, the fast  $5\mu\text{sec}$  settling time is ideal for rapid channel scanning in data acquisition systems.

gain accuracy, with good temperature tracking of feedback resistor ratios, permits direct use without adjustments. However, hardware or software correction of errors is readily achievable.

In addition, gain scaling to gains other than 1 to 128V/V can easily be accomplished.

Microcircuit construction and the use of laser-trimmed thin-film feedback resistors achieve high accuracy, small size, and low cost not obtained with discrete designs.

Precision laser-trimming of both offset voltage and



# SPECIFICATIONS

## ELECTRICAL

Specifications at  $T_A = +25^\circ\text{C}$ ,  $\pm V_{CC} = 15\text{VDC}$ ,  $V_{DD} = +5\text{VDC}$  unless otherwise noted.

PARAMETER	CONDITIONS	PGA100AG			PGA100BG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>GAIN, G</b>								
Inaccuracy <sup>(1)</sup> vs Temperature <sup>(2)</sup> vs Time	$G = 1$ to $128$ , $I_o = 1\text{mA}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		$\pm 0.01$ $\pm 5$ $\pm 0.001$	$\pm 0.05$ $\pm 10$		$\pm 0.005$ *	$\pm 0.02$ *	% ppm/ $^\circ\text{C}$ %/1000 hrs.
Nonlinearity <sup>(3)</sup> vs Temperature <sup>(2)</sup> vs Time	$G = 1$ to $128$ , $I_o = 1\text{mA}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		$\pm 0.004$ $\pm 2$ $\pm 0.001$	$\pm 0.01$ $\pm 5$		$\pm 0.002$ *	$\pm 0.005$ *	% of FS ppm/ $^\circ\text{C}$ %/1000 hrs.
Warm-up Time		1			*			min
<b>RATED OUTPUT</b>								
Voltage	$I_o = \pm 2\text{mA}$	$\pm 10$			*			V
Current	$V_o = \pm 10\text{V}$	$\pm 2$						mA
Output Resistance	$G \leq 128$		0.05			*		$\Omega$
Short Circuit Current			$\pm 15$			*		mA
Capacitive Load Range	Phase Margin $\geq 25^\circ$		1000			*		pF
<b>INPUT OFFSET VOLTAGE</b>								
Initial vs Temperature vs Supply Voltage vs Time	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $\pm 8\text{VDC} \leq  V_{CC}  \leq \pm 18\text{VDC}$		$\pm 0.1$ $\pm 6$ $\pm 10$ $\pm 15$	$\pm 1$ $\pm 80$		$\pm 0.05$ *	$\pm 0.5$ *	mV $\mu\text{V}/^\circ\text{C}$ $\mu\text{V}/\text{V}$ $\mu\text{V}/\text{mo}$
<b>INPUT BIAS CURRENT</b>								
Initial "OFF" Channel "ON" Channel vs Temperature	$T_A = +25^\circ\text{C}$		$\pm 10$ $\pm 0.1$ Note 4			*	$\pm 1$	pA nA
<b>INPUT DIFFERENCE CURRENT, BETWEEN CHANNELS</b>								
Initial "OFF" Channel "ON" Channel vs Temperature	$T_A = +25^\circ\text{C}$		$\pm 20$ $\pm 0.2$ Note 4			*	$\pm 2$	pA nA
<b>ANALOG INPUT CHARACTERISTICS</b>								
Absolute Max Voltage	No damage				$\pm ( V_{CC}  + 20)$	*		V
Input Voltage Range	Linear operation	$\pm 10$				*		V
Input Impedance "OFF" Channel "ON" Channel			$10^{12} \parallel 5$ $10^{11} \parallel 25$			*		$\Omega \parallel \text{pF}$ $\Omega \parallel \text{pF}$
<b>INPUT NOISE</b>								
Voltage Noise Density	$f_o = 1\text{Hz}$ $f_o = 10\text{Hz}$ $f_o = 100\text{Hz}$ $f_o = 1\text{kHz}$ $f_o = 10\text{kHz}$ $f_o = 100\text{kHz}$		200 60 25 18 18 18			*		nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$
Voltage Noise	$f_b = 0.1\text{Hz}$ to $10\text{Hz}$		2.6			*		$\mu\text{V}$ , p-p
Current Noise Density	$f_o = 0.1\text{Hz}$ thru $8\text{kHz}$		6			*		fA/ $\sqrt{\text{Hz}}$
Current Noise	$f_b = 0.1\text{Hz}$ to $10\text{Hz}$		115			*		fA, p-p
<b>DYNAMIC RESPONSE</b>								
Gain Bandwidth Product			5			*		MHz
Full Power Bandwidth	$G = 1$ , $V_o = 20\text{V}$ , p-p, $R_L = 5\text{k}\Omega$		220		80	*		kHz
Slew Rate	$G = 1$ , $V_o = \pm 10\text{V}$ , $R_L = 5\text{k}\Omega$		14		5	*		V/ $\mu\text{sec}$
Settling Time <sup>(5)</sup> $\epsilon = 1\%$ $\epsilon = 0.1\%$ $\epsilon = 0.01\%$	$G = 1$ , $V_o = \pm 10\text{V}$ , $R_L = 5\text{k}\Omega$		2.5 3 5			*		$\mu\text{sec}$ $\mu\text{sec}$ $\mu\text{sec}$
Rise Time	10% to 90%, small signal		70			*		nsec
Phase Margin	$G = 1$ , $R_L = 5\text{k}\Omega$		60			*		Degrees
Overload Recovery <sup>(6)</sup>	$G = 1$ , 50% overdrive		2			*		$\mu\text{sec}$
Crosstalk, RTI <sup>(5)(7)</sup>	20V, p-p, 1kHz sine, $R_S = 1\text{k}\Omega$ on all OFF channels		$\pm 0.003$			*		%
<b>DIGITAL INPUT<sup>(8)</sup></b>								
Input "Low" Threshold, $V_{IL}$			2.0	0.8		*		V
Input "High" Threshold, $V_{IH}$						*		V
$f_{max}$ , Maximum Clock Frequency			30			*		MHz
$t_{wL}$ , Clock Pulse Width (Low)	Figure 1		20			*		nsec
$t_{s1}$ , Setup Time (Data to CP)	Figure 1		20			*		nsec
$t_{h1}$ , Hold Time (Data to CP)	Figure 1		5			*		nsec
$t_{s2}$ , Setup Time ( $\overline{\text{CE}}$ to CP)	Figure 1		25			*		nsec
$t_{h2}$ , Hold Time ( $\overline{\text{CE}}$ to CP)	Figure 1		5			*		nsec

## ELECTRICAL (CONT)

PARAMETER	CONDITIONS	PGA100AG			PGA100BG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>ANALOG SUPPLY</b>								
Rated Voltage	Derated performance	±8	±15	±18	.	.	.	VDC
Voltage Range								V
Positive Quiescent Current			+20	+27		+15	+20	mA
Negative Quiescent Current		-10	-16		-7.5	-12	mA	
<b>DIGITAL SUPPLY</b>								
Rated Voltage	V <sub>DD</sub> = +5.25V	+4.75	+5	+5.25	.	.	.	VDC
Voltage Range								V
Quiescent Current			15	27		.	.	mA
<b>TEMPERATURE RANGE</b>								
Specification	Derated performance	-25		+85	.	.	.	°C
Operating			-55	+125	.	.	.	°C
Storage			-55	+125	.	.	.	°C


\*Specifications same as PGA100AG.

### NOTES:

- Inaccuracy is the percent error between the actual and ideal gain selected. It may be externally adjusted to zero.
- Parameter is untested and is not guaranteed. This specification is established to a 90% confidence level.
- Nonlinearity is the maximum peak deviation from a "best straight line" (curve fitting on input-output graph) expressed as a percent of the full scale peak-to-peak output. Gain constant, V<sub>out</sub> ranges from -10V to +10V.
- Doubles approximately every 10°C.
- See Typical Performance Curves.

- Time required for the output to return from saturation to linear operation following the removal of an input overdrive signal.
- Crosstalk is the amount of signal feedthrough from all OFF channels that appears at the output of the input multiplexer. It is expressed as a percent of the signal applied to all OFF channels.
- All digital inputs are one 74LSTTL load.


## MECHANICAL



## ABSOLUTE MAXIMUM RATINGS













Analog Supply	±18V
Digital Supply	+7V
Input Voltage Range, Analog	±( V <sub>CC</sub>   + 20)V
Input Voltage Range, Digital	+7V
Storage Temperature Range	-55°C to +125°C
Lead Temperature (soldering 10 seconds)	300°C
Output Short-circuit Duration	Continuous to ground
Junction Temperature	175°C













## PIN DESIGNATIONS



# TYPICAL PERFORMANCE CURVES

( $T_A = +25^\circ\text{C}$ ,  $\pm V_{CC} = 15\text{VDC}$ ,  $V_{DD} = +5\text{VDC}$ , unless otherwise noted.)





## DISCUSSION OF PERFORMANCE

The PGA100 is a self-contained programmable-gain amplifier whose gain can be changed in 8 binary weighted steps from 1 to 128 or as scaled externally through the gain scale/adjust pin. The gain control is accomplished by the gain switch (break-before-make) whose position is determined by the 3-bit TTL address,  $A_3$ ,  $A_4$ , and  $A_5$ . When selected, 1 of 8 positions connects the thin-film resistor network to the feedback loop of the op amp. This establishes the desired gain. (See Installation and Operating Instructions for gain scaling.)

Similarly, the 8 analog input channels are switched by the input multiplexer (break-before-make) whose position is determined by the 3-bit TTL address,  $A_0$ ,  $A_1$ , and  $A_2$ . Gain and channel selection appear in Table I. 64-channel/gain combinations are possible.

The digital inputs are latched by the positive transition of the clock pulse, pin 18, when the clock enable, pin 19, is low. The relative set up and holding times specified in the Electrical Specifications are shown in Figure 1. The internal latch is similar to the industry standard 74LS378. Figure 2 shows a timing diagram for selected addresses indicating: the enable function, changing channel and gain, changing channel/constant gain, and constant channel/changing gain.

TABLE I. Gain and Channel Select Truth Table.

GAIN SELECT			GAIN	CHANNEL SELECT			CHANNEL
$A_5$	$A_4$	$A_3$		$A_2$	$A_1$	$A_0$	
0	0	0	1	0	0	0	IN0
0	0	1	2	0	0	1	IN1
0	1	0	4	0	1	0	IN2
0	1	1	8	0	1	1	IN3
1	0	0	16	1	0	0	IN4
1	0	1	32	1	0	1	IN5
1	1	0	64	1	1	0	IN6
1	1	1	128	1	1	1	IN7




FIGURE 1. Data Address and Clock Enable Setup and Hold Times.




FIGURE 2. Timing Diagram for Selected Addresses.

## INSTALLATION AND OPERATING INSTRUCTIONS

### POWER SUPPLY AND SIGNAL CONNECTIONS




FIGURE 3. Basic Power Supply, Ground, and Signal Connections.

Figure 3 shows the proper analog and digital power supply connections. The supplies should be decoupled with  $1\mu F$  tantalum and 1000pF ceramic capacitors as close to the amplifier as possible. To avoid gain errors connect grounds as indicated being sure to minimize ground resistance. Note that a resistance of greater than

0.005 $\Omega$  in series with the analog common will degrade the specified gain accuracy. **IMPORTANT:** Normally the digital ground is brought in from the digital power supply on a separate line. However, the analog and digital commons must be connected together somewhere in the system.

### OPTIONAL GAIN SCALE/ADJUST

The gain scale/adjust pin is shown in Figure 4. When no connection is made, gains appear as in Table I. At least two functions can be performed. First, the gain range can be scaled to gains other than 1 to 128, for example, 1 to 100 or 1 to 1024. Gain steps, however, retain binary weighting. Some examples are: (1, 1, 2, 4, 8, 16, 32, 64 with pins 11 and 12 connected together), (1, 1.5625, 3, 125, 6.25, 12.5, 25, 50, 100), (1, 12.5, 25, 50, 100, 200, 400, 800), and (1, 16, 32, 64, 128, 256, 512, 1024). Scaling is accomplished by using a potentiometer,  $R_1$ , shown in Figure 4. Be certain to use a potentiometer of good mechanical and thermal stability. Additional gain drift with temperature should be minimal since it depends on the thermal tracking of the resistance ratio,  $R_A$  to  $R_B$ , set by the potentiometer.




FIGURE 4. External Gain and Offset Adjustment.

Second, the gain inaccuracy, remaining after laser trimming at the factory, can be adjusted to zero at any gain other than unity. To improve resolution and limit adjustment range, a resistor may be added in series with the wiper of the potentiometer and pin 12. This will, however, increase gain drift. Figure 5 shows the effect of gain adjustment.  $R_1$  does not affect gain linearity.

### OPTIONAL OFFSET ADJUSTMENT

Figure 4 also illustrates a technique for offset adjustment. This adjustment has no effect at unity gain.  $R_2$  will trim the offset to zero and have negligible effect on the gain accuracy. For best results, trim the offset at the highest




FIGURE 5. Effect of Gain Adjustment.

gain. If  $R_3$  is made smaller, output offsetting can be accomplished. This can be used to introduce an intentional DC voltage at the output. The external amplifier used will add to the input noise, therefore, use one with a noise level of at least three times lower than that specified for the PGA100.

### LAYOUT CONSIDERATIONS

Proper attention to layout is necessary to achieve the specified performance of the PGA100. Major goals are to reduce crosstalk, noise pickup, noise coupled from the power supply, and gain errors.

Be certain to separate analog and digital runs to avoid coupling of digital transients. To reduce gain errors, connect analog grounds with a ground plane or a low resistance star configuration as shown in Figure 3. Analog and digital commons must be connected at some point in the system to insure proper operation.

### GAIN INACCURACY AND NONLINEARITY

As shown in Figure 3, connect pins 5 and 20 directly together at the unit and use pin 20 as the primary analog common. Ground resistance in series with pin 20 also appears in series with the internal gain-setting resistors and will decrease the magnitude of all gains except unity. The resulting accuracy error varies nonlinearly with the gain selected and therefore cannot be externally adjusted to zero for more than one gain at a time. Gain linearity is not affected by external ground resistance (see Performance Curves.)

### CROSSTALK

Crosstalk is the amount of signal feedthrough from all OFF channels that appears at the output of the input multiplexer. It is expressed as a percent of the input signal applied to all OFF channels. For example, the 0.003% specification indicates that 0.6mV, p-p, out of a 20V, p-p, 1kHz sine wave (applied to 7 OFF channels) will appear at the noninverting input of the internal op amp. Note that crosstalk increases with high frequencies due to the capacitive coupling between ON and OFF channels. It also increases with greater source resistance. However, because both the input signal and crosstalk noise are amplified equally, the resulting output signal-to-noise



ratio is independent of gain. Unused input channels should be grounded in order to reduce crosstalk and extraneous noise pickup. (See Performance Curves.)

### SETTLING TIME

Settling time is the time required, after application of a step input signal, for the output voltage to settle and remain within a specified error band around the final value. It is a very important consideration since this will be the limiting parameter in determining the maximum channel scanning or throughput rate. The PGA100 specification includes the effects of both the multiplexer and amplifier. Note that settling time increases with increasing source resistance and gain. Minimum settling time is achieved by choosing a low source resistance, for example,  $R_s \leq 10k\Omega$  and gains  $\leq 16$ . (See Performance Curves.)

### INPUT OVERVOLTAGE PROTECTION

The PGA100 provides input overvoltage protection of 20V in excess of either power supply voltage expressed as  $\pm(|V_{CC}| + 20)$ . This is achieved in the dielectrically isolated analog multiplexer which will withstand overvoltage even when the power supplies are off. As a consequence the PGA100 is protected against high input levels and brief transient spikes of up to several hundred volts that can result from signals originating from outside the system. (See Performance Curves.)

### TYPICAL APPLICATIONS

The PGA100 is ideal for a variety of applications, especially where low channel-to-channel crosstalk is required. In many applications the PGA100 will not require trimming of offset and gain errors. However, these can be minimized utilizing hardware or software error correction techniques. Figures 6 and 7 show

applications of the PGA100 separately and in a data acquisition system.

Figure 7 shows a Data Acquisition System. In this system the PGA100 allows the user to deal with signals of wide dynamic range while maintaining high system resolution. For example: When used with a 12-bit A/D converter in a "floating point" system, the  $2^7$  gain range of the PGA100 plus the  $2^{12}$  range of the converter produces a total system error resolution of  $2^{19}$  (524,000 to 1).

Also the user can modify and reprogram gain values for different analog input channels merely by changing the software computer program. Since different dedicated amplifiers are not required for various input channels, the PGA100 also saves space and overall system costs. Software correction virtually eliminates system offset and gain errors over both time and temperature.




FIGURE 6. Digitally Selectable Function Amplifier.




FIGURE 7. Use of PGA100 in a Data Acquisition System with Software Auto-zero and Gain Calibration.

## Digitally-Controlled Programmable-Gain/Fast-Settling OPERATIONAL AMPLIFIER

### FEATURES

- DIGITALLY-PROGRAMMABLE GAINS, X1, X10, X100
- LOW GAIN ERROR, 0.01%, max
- LOW GAIN DRIFT, 5ppm/°C, max
- LOW NONLINEARITY, 0.003%, max, 14-BIT
- FAST SETTLING, 2.8μs, 0.01%, typ
- THREE INDEPENDENT INPUT CHANNELS WITH SEPARATE GAIN ADJUSTMENT
- LOW COST
- SMALL 16-PIN DIP PACKAGE, CERAMIC AND PLASTIC

### APPLICATIONS


- DATA ACQUISITION AMPLIFIER
- AUTORANGING AMPLIFIER UNDER COMPUTER CONTROL
- SUPER-ACCURACY, LOW COST, FIXED GAIN BLOCK
- TEST EQUIPMENT GAIN CONTROL
- PORTABLE INSTRUMENT GAIN SELECTION
- DATA LOGGING RANGING CONTROL
- 3-CHANNEL MULTIPLEXER

### DESCRIPTION

The PGA102 is a precision digitally-programmable gain block. Its monolithic design permits low cost and high reliability. The user can select one of three gains (1, 10, 100), two of which are independently adjustable. The logic section has high input impedance and functions without a separate supply. Precision laser-trimmed offset and gains permit use without external adjustments. High performance

thin-film resistors with excellent temperature tracking assure low gain drift and excellent stability.

The fast 2.8μsec settling makes the PGA102 ideal for rapid channel scanning in data acquisition systems. Also the high accuracy is very beneficial in test equipment and instrumentation applications where programmable or fixed gain is required.



# SPECIFICATIONS

## ELECTRICAL

At +25°C,  $\pm V_{CC} = 15VDC$  unless otherwise specified.

PARAMETER	CONDITIONS	PGA102AG			PGA102BG/SG			PGA102KP			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>GAIN</b>											
Inaccuracy <sup>1)</sup>	$R_L = 2k\Omega, G = 1$		±0.007	±0.02		±0.003	±0.01		*	*	%
	$G = 10$		±0.015	±0.03		±0.01	±0.02		*	±0.05	%
	$G = 100$		±0.02	±0.05		±0.015	±0.025		*	±0.06	%
vs Temperature	$G = 1$		±0.4	±5		*	*		*	*	ppm/°C
	$G = 10$		±2	±7		*	*		*	*	ppm/°C
	$G = 100$		±7	±20		*	*		±9	*	ppm/°C
Nonlinearity	$R_L = 2k\Omega, G = 1$		0.001	0.003		*	*		*	*	% of FS
	$G = 10$		0.002	0.005		*	*		*	*	% of FS
	$G = 100$		0.003	0.01		*	*		*	*	% of FS
<b>RATED OUTPUT</b>											
Voltage	$R_L = 2k\Omega$	±10	±12.5		*	*		*	*		V
Current	$V_{OUT} = 10V$	±5	±10		*	*		*	*		mA
Short Circuit Current		±10	±25		*	*		*	*		mA
Output Resistance			0.01			*			*		$\Omega$
Load Capacitance	For stable operation		2000			*			*		pF
<b>INPUT OFFSET VOLTAGE</b>											
Initial <sup>2)</sup>	$G = 1$		±200	±500		±100	±250		*	±1500	$\mu V$
	$G = 10$		±70	±200		±50	±100		*	±600	$\mu V$
	$G = 100$		±70	±200		±50	±100		*	±600	$\mu V$
vs Temperature	$G = 1$		±5	±20		*	*		±7	±50	$\mu V/°C$
	$G = 10$		±1	±7		*	*		±3	±10	$\mu V/°C$
	$G = 100$		±0.5	±3		*	*		±2	±7	$\mu V/°C$
vs Supply Voltage	$\pm 5 < V_{CC} < \pm 15V$										
	$G = 1$		±30	±70		*	*		*	*	$\mu V/V$
	$G = 10$		±8	±30		*	*		*	*	$\mu V/V$
	$G = 100$		±8	±30		*	*		*	*	$\mu V/V$
<b>INPUT BIAS CURRENT</b>											
Initial	$T_A = +25°C$		±20	±50		*	*		*	*	nA
Over Temperature	$T_A \text{ MIN to } T_A \text{ MAX}$		±25	±60		*	*		*	*	nA
<b>ANALOG INPUT CHARACTERISTICS</b>											
Voltage Range	Linear operation	±10	±12		*	*		*	*		V
Resistance			$7 \times 10^9$			*			*		$\Omega$
Capacitance			4			*			*		pF
<b>INPUT NOISE</b>											
Voltage Noise	$f_B = 0.1\text{Hz to } 10\text{Hz}$										
	$G = 1$		4.5			*			*		$\mu V \text{ p-p}$
	$G = 10$		1.5			*			*		$\mu V \text{ p-p}$
	$G = 100$		0.6			*			*		$\mu V \text{ p-p}$
Voltage Noise Density	$f_0 = 1\text{Hz}, G = 1$		490			*			*		$nV/\sqrt{Hz}$
	$G = 10$		178			*			*		$nV/\sqrt{Hz}$
	$G = 100$		83			*			*		$nV/\sqrt{Hz}$
	$f_0 = 10\text{Hz}, G = 1$		155			*			*		$nV/\sqrt{Hz}$
	$G = 10$		56			*			*		$nV/\sqrt{Hz}$
	$G = 100$		20			*			*		$nV/\sqrt{Hz}$
	$f_0 = 100\text{Hz}, G = 1$		93			*			*		$nV/\sqrt{Hz}$
	$G = 100$		31			*			*		$nV/\sqrt{Hz}$
	$G = 100$		18			*			*		$nV/\sqrt{Hz}$
	$f_0 = 1\text{kHz}, G = 1$		79			*			*		$nV/\sqrt{Hz}$
	$G = 10$		31			*			*		$nV/\sqrt{Hz}$
	$G = 100$		18			*			*		$nV/\sqrt{Hz}$
Current Noise	$f_B = 0.1\text{Hz to } 10\text{Hz}$		76			*			*		pA p-p
Current Noise Density	$f_0 = 1\text{Hz}$		8.8			*			*		$pA/\sqrt{Hz}$
	$f_0 = 10\text{Hz}$		2.8			*			*		$pA/\sqrt{Hz}$
	$f_0 = 100\text{Hz}$		0.99			*			*		$pA/\sqrt{Hz}$
	$f_0 = 1\text{kHz}$		0.43			*			*		$pA/\sqrt{Hz}$

## ELECTRICAL (CONT)

PARAMETER	CONDITIONS	PGA102AG			PGA102BG/SG			PGA102KP			UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<b>DYNAMIC RESPONSE</b> ±3dB Bandwidth	Small signal, G = 1		1500			*			*		kHz	
	G = 10		750			*			*		kHz	
	G = 100		250			*			*		kHz	
	Full Power Bandwidth	V <sub>OUT</sub> = ±10V, R <sub>L</sub> = 2kΩ		160			*			*		kHz
	Slew Rate	V <sub>OUT</sub> = ±10V step, R <sub>L</sub> = 2kΩ	6	9		*			*			V/μs
Settling Time (0.1%)	V <sub>OUT</sub> = 10V step, G = 1		1.6			*			*		μs	
	G = 10		2.2			*			*		μs	
	G = 100		5.2			*			*		μs	
Settling Time (0.01%)	V <sub>OUT</sub> = 10V step, G = 1		2.8			*			*		μs	
	G = 10		2.8			*			*		μs	
	G = 100		8.2			*			*		μs	
Overload Recovery Time, 0.1%	50% overdrive, G = 1 (see Performance Curve)		2.5			*			*		μs	
<b>CROSSTALK</b> DC	±10V to both Off channels		-155			*			*		dB	
	±10V to both Off channels		-144			*			*		dB	
<b>DIGITAL INPUT CHARACTERISTICS</b>	Input "Low" Threshold			VLTC+0.8						*	V	
	Input "Low" Current			1		*			*		μA	
	Input "High" Threshold	V <sub>IH</sub> <sup>(3)</sup> on pin 1 or 2	VLTC+2	1	*			*	*		V	
	Input "High" Current	V <sub>IH</sub> <sup>(3)</sup> on pin 1 or 2		0.1	*			*	*		μA	
	Logic Threshold Control Switching Time <sup>(4)</sup>	VLTC on pin 3 Between channels	-V <sub>CC</sub>	1	V <sub>CC</sub> - 4	*		*	*	*		μs
<b>POWER SUPPLY</b>	Rated Voltage		±15			*			*		VDC	
	Voltage Range		±5	±18	*		*	*	*		VDC	
	Quiescent Current	V <sub>OUT</sub> = 0V No external load, V <sub>OUT</sub> = ±10V		±2.4	±3.3		*	*	*	*		mA
					±5.3		*	*	*	*		mA
<b>TEMPERATURE RANGE</b>	Specification, KP grade	T <sub>A</sub> MIN to T <sub>A</sub> MAX					0			+70	°C	
	AG and BG grades		-25	+85	*		*		*		°C	
	SG grade				-55		+125		*		°C	
	Operating		-55	+125	*		*	-25	*	+85	°C	
	Storage		-65	+150	*		*	-55	*	+125	°C	
Thermal Resistance	θ <sub>JA</sub>		100			*		*	*		°C/W	

\* Specification same as AG grade.

NOTES: (1) Gain inaccuracy is the percent error between the actual and ideal gain selected. It may be externally adjusted to zero for gains of 10 and 100. (2) Offset voltage can be adjusted for any one channel. Adjustment affects temperature drift by approximately ±0.3μV/°C for each 100μV of offset adjusted. (3) Voltage on the logic threshold control pin, VLTC, adjusts the threshold for "Low" and "High" logic levels. (4) Total time to settle equals switching time plus settling time of the newly selected gain.

### ABSOLUTE MAXIMUM RATINGS

Power Supply	±18V
Input Voltage Range: Analog	±V <sub>CC</sub>
Digital	(V <sub>PIH3</sub> = 5.6V) to +V <sub>CC</sub>
Storage Temperature Range: G Package	-65°C to +150°C
P Package	-55°C to +125°C
Lead Temperature (soldering 10 seconds)	+300°C
Output Short-Circuit Duration	Continuous to Common
Junction Temperature: G Package	+175°C
P Package	+110°C



### PIN CONFIGURATION

X10 SELECT	1	16	+V <sub>CC</sub>	
X100 SELECT	2	15	V <sub>OUT</sub>	
LOGIC THRESHOLD CONTROL	3	14	NC*	
COMMON FORCE	4	13	-V <sub>CC</sub>	
COMMON SENSE	5	12	OFFSET ADJUST	
V <sub>INT</sub> (X1)	6	11	OFFSET ADJUST	
*NO INTERNAL CONNECTION	V <sub>INT</sub> (X10)	7	10	GAIN ADJUST (X10)
	V <sub>INT</sub> (X100)	8	9	GAIN ADJUST (X100)

### ORDERING INFORMATION


PGA102 X G	
Basic Model Number	_____
Performance Grade Code	_____
A, B:	-25°C to +85°C
S:	-55°C to +125°C
K:	0°C to +70°C
Package Code	_____
G:	16-pin hermetic DIP
P:	16-pin plastic DIP
PGA102AG, PGA102BG, PGA102SG, PGA102KP	

## MECHANICAL




## TYPICAL PERFORMANCE CURVES

T<sub>A</sub> = 25°C, ±V<sub>CC</sub> = 15VDC unless otherwise noted.



# TYPICAL PERFORMANCE CURVES (CONT)

$T_A = 25^\circ\text{C}$ ,  $\pm V_{CC} = 15\text{VDC}$  unless otherwise noted.



## THEORY OF OPERATION

The PGA102 is a self-contained programmable-gain amplifier with digitally selectable gains of 1, 10, and 100. A block diagram of the PGA102 is shown on the first page of this data sheet. The circuit contains three sections: (1) 3-channel switchable-input operational amplifier, (2) precision thin-film resistor network ( $R_1$ - $R_6$ ), and (3) gain/channel select digital circuit.

Under control of the channel select circuitry, only one input stage ( $A_1$ ,  $A_2$ , or  $A_3$ ) is active at any time. The selected input stage steers input signals ( $V_{IN1}$ ,  $V_{IN2}$ , or

$V_{IN3}$ ) to the output amplifier ( $A_4$ ). At this time the unselected input stages are turned off by deactivation of their internal bias circuitry. Three different precision gains are produced by closing the feedback loop through the selected input stage. This unique feature of having each channel set to a specific gain allows the user more flexibility in applications. Low gain drift is achieved by the excellent tracking of the thin-film gain set resistors. The "trip point" on select pins 1 and 2 for changing channels, and hence gain, is set by the logic threshold control voltage on pin 3.

# INSTALLATION AND OPERATING INSTRUCTIONS

Figure 1 shows proper power supply and signal connections. The supplies should be decoupled with 0.1μF capacitors as close to the package as possible. To avoid gain errors, connect ground as indicated, being sure to




FIGURE 1. Power Supply and Signal Connections.

minimize ground resistance. The PGA102 has a separate ground force and ground sense which virtually eliminate gain errors due to resistance in the common line. The gain error results from any resistance added in series with the internal junction of  $R_1$ ,  $R_4$ , and  $R_5$ . Internally, wire bond resistance of  $0.2\Omega$  can cause a 0.02% error for gain of 10 and 0.2% error for gain of 100. By minimizing the current in the sense line, specified performance is achievable.

## GAIN/CHANNEL SELECTION

Gain is chosen by digitally manipulating the voltage level on the X10 and X100 select pins as shown in Figure 2. The table in Figure 2 shows how to select a specific channel which has a gain of 1, 10, or 100. In this circuit, the logic threshold control has been grounded to give compatibility with TTL levels. However, this threshold can be set anywhere between  $[-V_{CC} + 4V]$  and  $[+V_{CC} - 2.6V]$  for compatibility with other logic such as CMOS.




FIGURE 2. Channel Selection for Ground-Referenced Logic Threshold (TTL-compatible).

In general, the logic state is determined by the voltage on pin 1 or pin 2 relative to the threshold control voltage on pin 3. The input high ( $V_{IH}$ ) and low ( $V_{IL}$ ) voltages to switch states are shown below:

$$\text{Logic one, "1": } (V_{LTC} + 2V) < V_{IH} < +V_{CC}$$

$$\text{Logic zero, "0": } (V_{LTC} - 5.6) < V_{IL} < (V_{LTC} + 0.8V)$$

An external decoder and latch on the select lines may be added for operation in computer-controlled analog input/output systems.

## OPTIONAL OFFSET ADJUSTMENT

The input offset voltage is laser trimmed and will not require user adjustment for most applications. However, pins 11 and 12 may be used to adjust the offset of the

active channel to zero as shown in Figure 3. This also affects the inactive channels (all offsets move as the potentiometer is adjusted). By compromising, the user can adjust for the average offset of all three channels using one potentiometer; or a compromise for just the X10 and X100 channels can be made, considering the unity gain channel's offset is insignificant for high-level inputs.

Figure 4 shows another approach to offset adjustment. An inexpensive CMOS switch (4016) may be used to independently connect the wipers of three potentiometers to  $-V_{CC}$ . Therefore,  $R_1$ ,  $R_2$ , and  $R_3$  adjust the offset of channels 1, 2, and 3 respectively.




FIGURE 3. Offset Adjustment.




FIGURE 4. Independent Offset Adjustment of Channels 1, 2, and 3.

## OPTIONAL GAIN ADJUSTMENT

The initial gain accuracy has been internally laser trimmed to high precision, but can be adjusted. Figure 5 shows independent fine-gain adjustment of channels 2 and 3. This involves either paralleling the internal input resistors for gain up or the internal feedback resistors for gain down. External resistors  $R_2$ ,  $R_3$ ,  $R_5$ , and  $R_6$  are chosen to trade off range and resolution. Channel 1's gain cannot be adjusted due to the internal zero feedback resistance.




FIGURE 5. Independent Fine Gain Adjustment of Channels 2 and 3.

For applications requiring gains other than 1, 10, or 100, the PGA102 can be gained up (Figure 6) or down (Figure 7). It is important to realize that the temperature drift of the external gain adjustment resistors will affect the total gain drift. This becomes more predominant as the gain is changed further from the factory-set specification. For example, with small adjustments (20% or so), a 30ppm/°C external resistor will add 6ppm/°C to the 10ppm/°C internal resistor ratio tracking. For large adjustment (50% or so), the effect becomes larger. The best that can be achieved is 25ppm/°C (the TCR of one internal resistor) when the external resistor has 0ppm/°C. Also when adjusting the X10 channel, keep the gain above 5 to assure frequency stability.

## LAYOUT CONSIDERATIONS

Proper attention to layout is necessary to achieve the specified performance of the PG102. Major goals are to reduce crosstalk, noise pickup, noise coupled from the power supply, and gain errors.

Be certain to separate the runs for analog and digital grounds to avoid coupling of digital transients. To reduce gain errors, connect analog grounds with a ground plane or a low resistance star configuration. Properly using the PGA102 ground force and sense (see Figure 1) assures the best performance, especially in high gains.






FIGURE 6. Gain Up Control.




FIGURE 7. Gain Down Control.

## CROSSTALK

Crosstalk expresses the signal feedthrough from an OFF channel that appears at the active input. It is expressed in dB, which translates to a percent of the input signal applied to the OFF channel. Crosstalk increases with increasing frequency (see Typical Performance Curve). Best performance is achieved by keeping input lines short and band limiting if possible.

## SETTLING TIME

The PGA102 is designed for applications requiring fast settling. Settling time is the time required, after the onset of a step input signal, for the output voltage to settle and remain within a specified error band around the final value. It is very important because it limits maximum channel scanning or throughput rate in multiplexed systems. Since the error increases with source resistance, keep sources < 10kΩ for best results.

## INPUT OVERLOAD RECOVERY

Another important parameter in data acquisition systems is overload recovery, especially when high gain is selected. The PGA102's fast recovery limits delays in capturing input signals in the presence of large transients. Best results are obtained by clamping input overvoltages to less than 13V (see Typical Performance Curve).

## TYPICAL APPLICATIONS

The PGA102 is ideal for auto-gain-ranging systems with many multiplexed input channels that must be scanned quickly. Its high gain accuracy and low temperature drift permit application where computer error correction is not available. In other cases, the PGA102 provides an inexpensive precision fixed gain block requiring no precision external components. An external decoder and latch allow the user flexibility to configure the system as desired. Figures 8 through 15 show application circuits.




FIGURE 8. Fast Settling Programmable-Gain Amplifier (Gain = 1, 10, 100).




FIGURE 9. Fast-Settling Programmable-Gain Amplifier (Gain = 2, 20, 200).




FIGURE 10. Three-Channel Separate Gain Amplifier.




FIGURE 11. Auto-Gain Ranging Instrumentation Amplifier for Data Acquisition.




FIGURE 12. Manually Controlled Gain-Ranging Amplifier for Portable Test Equipment.




FIGURE 13. Inverting Programmable Amplifier.  
Summing Junctions Can Be Used for Offsetting.




FIGURE 14. Precision Programmable Voltage Reference.




FIGURE 15. Fast Instrumentation Amplifier.

## Digitally-Controlled Programmable-Gain INSTRUMENTATION AMPLIFIER

### FEATURES


- **DIGITALLY-PROGRAMMABLE GAIN**
  - Decade Model - PGA200  
Gains of 1, 10, 100, 1000
  - Binary Model - PGA201  
Gains of 1, 8, 64, 512
- **EXCELLENT GAIN ACCURACY** (0.02%, max)
- **LOW GAIN NONLINEARITY** (0.012%, max;  $G = 1000$ )
- **LOW GAIN DRIFT** (10ppm/°C, max;  $G = 1000$ )
- **2-BIT LATCHED TTL-COMPATIBLE GAIN CONTROL**
- **LOW OFFSET VOLTAGE** (25 $\mu$ V RTI, max;  $G = 1000$ )
- **LOW OFFSET VOLTAGE DRIFT** (0.30 $\mu$ V/°C, max;  $G = 1000$ )

### APPLICATIONS

- **DATA ACQUISITION SYSTEM AMPLIFIER**
- **DIGITALLY-CONTROLLED AUTORANGING SYSTEM**
- **SYSTEM DYNAMIC RANGE EXPANSION**
- **REMOTE INSTRUMENTATION SYSTEM**
- **TEST EQUIPMENT**

### DESCRIPTION

The PGA200 is a hybrid IC instrumentation amplifier with digitally-controlled decade gain steps of 1, 10, 100, and 1000. The PGA201 differs only by providing binary steps of 1, 8, 64, and 512. Both have TTL-compatible latched inputs for microprocessor interface. The logic section has high input impedance and functions without a separate logic power supply. Precision laser-trimmed offset and gain permits use without external adjustments. High performance thin-film resistors with excellent tracking assure low gain drift and excellent stability.



# SPECIFICATIONS

## ELECTRICAL

At +25°C with ±15VDC power supply unless otherwise noted.

MODEL <sup>(1)</sup>	PARAMETER	CONDITIONS	PGA200/201AG			PGA200/201BG			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
	<b>GAIN</b>								
	Inaccuracy <sup>(2)</sup>								
	G = 1			0.02	0.05		0.01	0.02	%
	G = 10			0.02	0.05		0.01	0.02	%
	G = 100			0.02	0.05		0.01	0.02	%
	G = 1000			0.02	0.05		0.01	0.02	%
	Nonlinearity, G = 1			0.002	0.005		0.001	0.002	%
	G = 10			0.002	0.005		0.001	0.002	%
	G = 100			0.003	0.007		0.002	0.003	%
	G = 1000			0.012	0.025		0.011	0.012	%
	Drift vs Temperature, G = 1			10	20		5	10	ppm/°C
	G = 10			10	20		5	10	ppm/°C
	G = 100			10	20		5	10	ppm/°C
	G = 1000			10	20		5	10	ppm/°C
	Stability vs Time			0.01			.		%/khr
	<b>RATED OUTPUT</b>								
	Voltage	$I_o = 5\text{mA}$	10	12.5		.	.		V
	Current	$V_o = 10\text{V}$	5	10.0		.	.		mA
	Impedance			0.3		.	.		Ω
	Capacitive Load			1000		.	.		pF
	<b>ANALOG INPUT CHARACTERISTICS</b>								
	Common-Mode Range		10			.			V
	Absolute Maximum Voltage	No Damage			$V_{cc}$		.		V
	Impedance, Differential			$10^{10} \parallel 3$			.		Ω    pF
	Common-Mode			$10^{10} \parallel 3$			.		Ω    pF
	<b>OFFSET VOLTAGE (RTI)</b>								
	Initial Offset, max <sup>(3)</sup> , G = 1			225	450		110	225	μV
	G = 10			45	90		20	45	μV
	G = 100			27	54		11	27	μV
	G = 1000			25	50		10	25	μV
	vs Temperature, G = 1			10	22		5	10	μV/°C
	G = 10			2	4		0.75	1.5	μV/°C
	G = 100			1	2		0.20	0.40	μV/°C
	G = 1000			1	2		0.15	0.30	μV/°C
	vs Time			1	2		.	.	μV/mo
	vs Supply	$10 < V_{cc} < 18\text{V}$		$1 + (20/G)$	$1 + (20/G)$		.	.	μV/V
	<b>INPUT BIAS CURRENT</b>								
	Initial at 25°C	Each input		10	30		5	20	nA
	vs Temperature			0.2			.	.	nA/°C
	vs Supply			0.1			.	.	nA/V
	Offset Current			10	30		5	20	nA
	vs Temperature			0.5			.	.	nA/°C
	<b>COMMON-MODE REJECTION</b>								
	G = 1	DC to 60Hz,	80	95		.	.		dB
	G = 10	1kΩ Source	96	110		.	.		dB
	G = 100	Imbalance	106	120		.	.		dB
	G = 1000		106	120		.	.		dB
	<b>INPUT NOISE<sup>(4)</sup></b>								
	Input Voltage Noise, $f_b = 0.1\text{Hz}$ to 10Hz			0.8			.		μV, p - p
	Density, $f_o = 10\text{Hz}$			18			.		nV/√Hz
	$f_o = 100\text{Hz}$			15			.		nV/√Hz
	$f_o = 1\text{kHz}$			13			.		nV/√Hz
	Input Current Noise, $f_b = 0.1\text{Hz}$ to 10Hz			50			.		pA, p - p
	Density, $f_o = 10\text{Hz}$			0.8			.		pA/√Hz
	$f_o = 100\text{Hz}$			0.46			.		pA/√Hz
	$f_o = 1\text{kHz}$			0.35			.		pA/√Hz
	<b>DYNAMIC RESPONSE</b>								
	±3dB Flatness	Small signal							
	G = 1			500			.		kHz
	G = 10			150			.		kHz
	G = 100			30			.		kHz
	G = 1000			2.4			.		kHz
	±1% Flatness	Small signal							
	G = 1			50			.		kHz
	G = 10			25			.		kHz
	G = 100			3			.		kHz
	G = 1000			300			.		Hz

## ELECTRICAL (CONT)

MODEL <sup>(1)</sup>	PGA200/201AG			PGA200/201BG			UNITS
	CONDITIONS	MIN	TYP	MAX	MIN	TYP	
<b>DYNAMIC RESPONSE</b>							
±1% Flatness	Small signal						
G = 1			50			*	kHz
G = 10			25			*	kHz
G = 100			53			*	kHz
G = 1000			300			*	Hz
Full Power	G = 1 to 100		6.4			*	kHz
Slew Rate	G = 1 to 100		0.4		*	*	V/μsec
Settling Time (0.1%), G = 1		0.2	35			*	μsec
G = 10			35			*	μsec
G = 100			50			*	μsec
G = 1000			480			*	μsec
Settling Time (0.01%), G = 1			40			*	μsec
G = 10			40			*	μsec
G = 100			80			*	μsec
G = 1000 <sup>(5)</sup>			670			*	μsec
Overload Recovery Time	50% overdrive					*	
G = 1 to 100			12			*	μsec
G = 1000			22			*	μsec
<b>DIGITAL INPUT CHARACTERISTICS</b>							
Input Low Threshold				0.8			V
Input Low Current				30		*	μA
Input High Threshold		2.4			*		V
Input High Current				30		*	μA
T <sub>ww</sub> , Write Pulse Width		300			*		nsec
T <sub>s</sub> , Data Setup Time		180			*		nsec
T <sub>h</sub> , Data Hold Time		30			*		nsec
<b>POWER SUPPLY</b>							
Rated Voltage			±15			*	V
Voltage Range		10		18	*	*	V
Quiescent Current			±10	±12	*	*	mA
<b>TEMPERATURE RANGE</b>							
Specification		-40		+85	*	*	°C
Operating		-55		+125	*	*	°C
Storage		-55		+150	*	*	°C

\*Specifications same as for PGA200/201AG.

NOTES: (1) All specifications pertain to both PGA200 and PGA201. Values for gains of 10, 100, and 1000 for the PGA200 are the same for gains of 8, 64 and 512. (2) Measured with a 10kΩ load. (3) Adjustable to zero. This offset is the total offset including both input and output components referred to the input. (4) Noise due to the input stage. There is also an output component which becomes significant in low gain (see Typical Performance Curves). (5) Settling time of the average value of the output waveform since the noise floor in a gain of 1000 is on the order of 0.01% of full scale.

### ABSOLUTE MAXIMUM RATINGS

Supply	±18VDC
Internal Power Dissipation	600mW
Analog And Digital Inputs	±V <sub>cc</sub>
Operating Temperature Range	-55°C to +125°C
Storage Temperature Range	-55°C to +150°C
Lead Temperature (Soldering 10 Seconds)	+300°C
Output Short-Circuit Duration	Continuous To Ground
Junction Temperature	175°C


### PIN DESIGNATIONS

1. AO	8. Analog Common
2. WR	9. Output
3. -V <sub>cc</sub>	10. Offset Trim
4. Common-Mode Voltage	11. Offset Trim
5. NC	12. +V <sub>cc</sub>
6. +IN	13. Digital Common
7. -IN	14. A1

### ORDERING INFORMATION













PGA200 or PGA201 X G  
 Grade: A, B  
 14-pin DIP, G package

### MECHANICAL



# TYPICAL PERFORMANCE CURVES

$T_A = +25^\circ\text{C}$ ,  $\pm V_{CC} = 15\text{VDC}$ , unless otherwise noted.



## THEORY OF OPERATION

A simplified block diagram of the PGA200/201 appears on the first page. The diagram consists of three distinct parts. Together these parts form a high-performance, differential-input, digitally-programmable dedicated gain block. Each of the parts is optimized for a specific function.

The operational amplifiers are arranged on a monolithic substrate in the classical three-op-amp IA configuration. A nitride-passivated compatible thin-film bipolar process is used to achieve excellent offset and common-mode rejection stability over time and temperature. Advanced laser trimming techniques are used to minimize both the initial input offset and the input offset drift which are typically below  $10\mu\text{V}$  and  $0.15\mu\text{V}/^\circ\text{C}$  respectively. Additionally, careful layout techniques assure input stage thermal tracking with varying load conditions.

The gain-setting resistors are arranged on a separate substrate which is thermally isolated from the output stage. This results in minimum thermal interaction and a layout optimized for resistor tracking. All gains are dependent on the ratio of resistors which are composed of combinations of equal valued segments. The segmented approach provides the ultimate in accuracy and stability.

The latch and multiplexer, which set the gain, are implemented in CMOS. This provides high impedance logic inputs, low quiescent current and TTL compatibility without the need for a separate logic power supply. The logic threshold is internally derived from the  $+V_{CC}$  power supply and is referenced to digital common. The circuit is arranged so that multiplexer ON resistance is in series with the high input impedance of the input amplifiers and hence contributes negligible gain error.

## INSTALLATION AND OPERATING INSTRUCTIONS

### POWER SUPPLY AND SIGNAL CONNECTIONS

Figure 1 shows the proper analog and digital power supply connections. The analog supplies should be decoupled with  $1\mu\text{F}$  tantalum and  $1000\text{pF}$  ceramic capacitors with connections made as close as possible to the amplifier supply terminals and load common connection.

Because the amplifier is direct-coupled, it must have a ground return path for the bias currents associated with the amplifier inputs at pins 6 and 7. If the ground return path is not inherent in the signal source (floating source), it must be provided externally. The ground return resistance ( $R_{gr}$ ) should be kept as low as practical. The upper limit is approximately  $50\text{M}\Omega$  because of the input bias current of the amplifier and its common-mode voltage range.

In order to maintain linear operation of the input amplifiers the common-mode input voltage must be kept within the following limits:

$$-10\text{V} + (E_{in} \times G)/2 < E_{cm} < +10\text{V} - (E_{in} \times G)/2.$$




FIGURE 1. Power Supply and Signal Connections.

### GAIN SETTING

Gain is determined by a 2-bit digital word applied to the A0 and A1 inputs (see Table I). The  $\overline{\text{WR}}$  (pin 2) provides a latch function. When  $\overline{\text{WR}}$  is a logic low, the latch is transparent and the gain directly follows the code on A0 and A1. When  $\overline{\text{WR}}$  goes to a logic high, the gain is latched according to the previous state of A0 and A1. The timing requirements illustrated in Figure 2 must be observed. The minimum write pulse width is 300nsec while the data setup and hold times are 180nsec and 30nsec respectively. Although the logic inputs are TTL compatible, they are high impedance and the allowable logic high voltage extends to  $+V_{CC}$ .

Table I shows the gain select truth table. The gains for the PGA201 are shown in parenthesis.

TABLE I. Gain Select Truth Table.

A1	A0	$\overline{\text{WR}}$	GAIN PGA200 (PGA201)
X	X		Maintains previous gain
0	0	0	1 (1)
0	1	0	10 (8)
1	0	0	100 (64)
1	1	0	1000 (512)

Logic "1":  $V_{AH} \geq 2.4\text{V}$

Logic "0":  $V_{AL} \leq 0.8\text{V}$

### INPUT AND OUTPUT OFFSETTING

Figure 3 illustrates the appropriate connections for offset adjustment. Since the instrumentation amplifier is a two-stage device, the total offset is composed of two parts, an input and an output component. Because both are actively laser trimmed, adjustment is not required in most applications. The input component is due to the mismatch in the offset voltage of the two input amplifiers






FIGURE 2. Timing Diagrams.




FIGURE 3. Optional Input/Output Offset Adjust.

and changes with gain. The output component is due to the offset of the second stage amplifier and is constant.

$R_1$  may be used to null the input offset. Its quality will affect the results; therefore, choose a potentiometer with good temperature and mechanical resistance stability. The wiper should be connected to  $+V_{CC}$  at a point as close as possible to the  $+V_{CC}$  terminal of the instrumentation amplifier. Null the offset as follows:

1. Set  $E_1 = E_2 = 0$  (be sure a good ground return path exists to the inputs).
2. Set the gain to 1000 (or 512 for PGA201).
3. Adjust  $R_1$  until the output reaches  $0V \pm 1mV$  or desired value.

Input offset adjustment will affect the offset drift by approximately  $3.1\mu V/^\circ C/mV$  of offset that is trimmed. This effect can be greatly reduced by using the alternate offset adjust circuit shown inside the dashed line.

The output offset may be nulled or, alternately, the output can be level shifted with  $R_4$ .  $R_2$  and  $R_3$  divide the wiper voltage of  $R_4$  down for increased sensitivity. Their ratio may be changed in order to increase the range of adjustment if desired. The buffer amplifier is required in

order to keep the impedance at pin 8 low so that the gain and common-mode rejection will not be disturbed.

### GUARD DRIVE

Use of the guard drive connection in Figure 4 can improve system common-mode rejection when the distributed capacitance of the input lines is significant.




FIGURE 4. Guard Drive.

The common-mode voltage which appears on pin 4 is resistively derived from the output of the first stage amplifiers and has the value  $(E_1 - E_2)/2$ . This voltage is used to drive the shield which preferably should extend up to and around the input pins 6 and 7. This configuration improves common-mode rejection by reducing the common-mode current flow. The buffer amplifier is used in order to supply more current than the internal  $20k\Omega$  resistors can provide so that the guard can accurately track the actual common-mode voltage.

### TYPICAL APPLICATIONS

The PGA200 and PGA201 are ideal for computer-controlled data acquisition systems as shown in Figure 5.




FIGURE 5. Multiple Input Data Acquisition System With Various Input Ranges.



# XTR100

## Precision, Low Drift 4mA to 20mA TWO-WIRE TRANSMITTER

### FEATURES

- **INSTRUMENTATION AMPLIFIER INPUT**  
Low Offset Voltage,  $25\mu\text{V}$  max  
Low Voltage Drift,  $0.5\mu\text{V}/^\circ\text{C}$  max  
Low Nonlinearity, 0.01% max
- **TRUE TWO-WIRE OPERATION**  
Power and Signal on One Wire Pair  
Current Mode Signal Transmission  
High Noise Immunity
- **DUAL MATCHED CURRENT SOURCES**
- **WIDE SUPPLY RANGE, 11.6V to 40V**
- **$-40^\circ\text{C}$  TO  $+85^\circ\text{C}$  SPECIFICATION RANGE**
- **SMALL 14-PIN DIP PACKAGE**

### APPLICATIONS


- **INDUSTRIAL PROCESS CONTROL**  
Pressure Transmitters  
Temperature Transmitters  
Millivolt Transmitters
- **RESISTANCE BRIDGE INPUTS**
- **THERMOCOUPLE INPUTS**
- **RTD INPUTS**
- **CURRENT SHUNT (mV) INPUTS**
- **AUTOMATED MANUFACTURING**
- **POWER PLANT/ENERGY SYSTEM MONITORING**

### DESCRIPTION

The XTR100 is a microcircuit, 4mA to 20mA, two-wire transmitter containing a high accuracy instrumentation amplifier (IA), a voltage controlled output current source, and dual-matched precision current references. This combination is ideally suited for remote signal conditioning of a wide variety of transducers such as thermocouples, RTD's, thermistors, and strain gauge bridges. State-of-the art design and laser-trimming, wide temperature range operation and small size make it very suitable for industrial process control applications.

The two-wire transmitter allows signal and power to be supplied on a single wire-pair by modulating the power supply current with the input signal source. The transmitter is immune to voltage drops from long runs and noise from motors, relays, actuators, switches, transformers, and industrial equipment. It can be used by OEMs producing transmitter modules

or by data acquisition system manufacturers. Also, the XTR100 is generally very useful for low noise, current-mode signal transmission.



# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$ ,  $V_{CC} = 24\text{VDC}$ ,  $R_L = 100\Omega$  unless otherwise noted.

PARAMETER	CONDITIONS/DESIGNATION	XTR100AM/AP			XTR100BM/BP			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>OUTPUT AND LOAD CHARACTERISTICS</b>								
Current	Linear Operating Region	4		20	*		*	mA
Current	Derated Performance	3.8		22	*		*	mA
Current Limit	$I_O$ min		28	38		*	*	mA
Offset Current Error	los, $I_O = 4\text{mA}$		$\pm 1.5$	$\pm 4$		*	*	$\mu\text{A}$
Offset Current Error vs Temp.	$\Delta I_{OS}/\Delta T$		$\pm 5$	$\pm 10$		*	*	ppm, FS/ $^\circ\text{C}$
Full Scale Output Current Error	Full Scale = 20mA			$\pm 20$		*	*	$\mu\text{A}$
Power Supply Rejection		110	135		*	*		dB
Power Supply Voltage	$V_{CC}$ , pins 7 & 8, compliance <sup>(1)</sup>	+11.6		+40	*		*	VDC
Load Resistance	At $V_{CC} = +24\text{V}$ , $I_O = 20\text{mA}$ At $V_{CC} = +40\text{V}$ , $I_O = 20\text{mA}$			600 1400		*	*	$\Omega$
<b>SPAN</b>								
Equation	$R_S$ in $\Omega$ , $e_1$ and $e_2$ in V			$I_O = 4\text{mA} + [0.016I_O + (40/R_S)] (e_2 - e_1)$				
Untrimmed Error <sup>(2)</sup>	$\epsilon_{SPAN}$	-5	-2.5	0	*	*	*	%
Nonlinearity	$\epsilon_{NONLINEARITY}$		0	0.1		*	*	%
Hysteresis			0			*	*	%
Dead Band			0			*	*	%
Temperature Effects			30	$\pm 100$		*	*	ppm $\%/^\circ\text{C}$
<b>INPUT CHARACTERISTICS</b>								
Impedance								
Differential				$0.4 \parallel 0.047$		*	*	$G\Omega \parallel \mu\text{F}$
Common-Mode				$10 \parallel 180$		*	*	$G\Omega \parallel \text{pF}$
Voltage Range, Full Scale	$\Delta e = (e_2 - e_1)^{(3)}$	0		1	*		*	V
Offset Voltage	VOS			$\pm 50$		*	$\pm 25$	$\mu\text{V}$
vs Temperature	$\Delta V_{OS}/\Delta T$		$\pm 0.7$	$\pm 1$		$\pm 0.25$	$\pm 0.5$	$\mu\text{V}/^\circ\text{C}$
Bias Current	$I_B$		60	150		*	*	nA
vs Temperature	$\Delta I_B/\Delta T$		0.30	1		*	*	nA/ $^\circ\text{C}$
Offset Current	los <sub>I</sub>		10	$\pm 30$		*	$\pm 20$	nA
vs Temperature	$\Delta I_{OSI}/\Delta T$		0.1	0.3		*	*	nA/ $^\circ\text{C}$
Common-Mode Rejection <sup>(4)</sup>	DC	90	100		*	*	*	dB
Common-Mode Range	$e_1$ and $e_2$ with respect to pin 7	4		6	*		*	V
<b>CURRENT SOURCES</b>								
Magnitude			1			*	*	mA
Accuracy	$V_{CC} = 24\text{V}$ , $V_{PIN 8} - V_{PIN 10, 11} = 19\text{V}$ , $R_2 = 5\text{k}\Omega$ , Fig. 3		$\pm 0.03$	$\pm 0.1$		$\pm 0.015$	$\pm 0.05$	%
vs Temperature				$\pm 30$		*	*	ppm/ $^\circ\text{C}$
vs Time			$\pm 8$			*	*	ppm/mo.
Ratio Match	Tracking		$\pm 0.006$	$\pm 0.02$		*	*	%
Accuracy	$1 - I_{REF1}/I_{REF2}$			$\pm 15$		*	*	ppm/ $^\circ\text{C}$
vs Temperature			$\pm 1$			*	*	ppm/mo.
vs Time						*	*	M $\Omega$
Output Impedance		10	20		*		*	
<b>TEMPERATURE RANGE</b>								
Specification		-40		+85	*		*	$^\circ\text{C}$
Operating (AM, BM)		-55		+125	*		*	$^\circ\text{C}$
(AP, BP)		-40		+85	*		*	$^\circ\text{C}$
Storage (AM, BM)		-55		+165	*		*	$^\circ\text{C}$
(AP, BP)		-40		+85	*		*	$^\circ\text{C}$

\*Same as XTR100AM/AP.


### NOTES:

- See Typical Performance Curves.
- Span error shown is untrimmed and may be adjusted to zero.
- $e_1$  and  $e_2$  are signals on the -IN and +IN terminals with respect to the output, pin 7. While the maximum permissible  $\Delta e$  is 1V, it is primarily intended for much lower input signal levels, e.g., 10mV or 50mV full scale for the XTR100A and XTR100B grades respectively. 2mV FS is also possible with the B grade; but accuracy will degrade due to possible errors in the low value span resistance and very high amplification of offset, drift, and noise.
- Offset voltage is trimmed with the application of a 5V common-mode voltage. Thus the associated common-mode error is removed. See Application Information section.

## ABSOLUTE MAXIMUM RATINGS

Power Supply, $V_{CC}$	40V
Input Voltage, $e_1$ , or $e_2$	$\geq V_{OUT}, \leq +V_{CC}$
Storage Temperature Range, metal	-55°C to +165°C
Storage Temperature Range, plastic	-40°C to +85°C
Lead Temperature, soldering 10 seconds	+300°C
Output Short-circuit Duration	Continuous to ground
Junction Temperature	+165°C

## PIN DESIGNATIONS



## MECHANICAL

### XTR100AM/BM (Metal)

NOTE: Leads in true position within 0.10" 0.25mm R at MMC at seating plane.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.860	.880	21.84	22.35
B	.490	.510	12.45	12.95
C	.170	.250	4.32	6.35
D	.016	.021	0.41	0.53
G	100 BASIC		2.54 BASIC	
H	.115	.155	2.92	3.94
K	.150	.300	3.81	7.62
L	300 BASIC		7.62 BASIC	
R	.080	.120	2.03	3.05

Pin numbers shown for reference only. Numbers are not marked on package.

### XTR100AP/BP (Plastic)

NOTE: Leads in true position within 0.10" 0.25mm R at MMC at seating plane.




DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.790	.810	20.07	20.57
B	.490	.510	12.45	12.95
C	.190	.210	4.83	5.33
D	.018	.021	0.46	0.53
G	100 BASIC		2.54 BASIC	
H	.080	.115	2.03	2.92
K	.130	.300	3.30	7.62
L	300 BASIC		7.62 BASIC	
R	.080	.115	2.03	2.92


Pin numbers shown for reference only. Numbers are not marked on package.

MATING CONNECTOR: 0145MC

## TYPICAL PERFORMANCE CURVES

$T_A = +25^\circ\text{C}$ ,  $+V_{CC} = 24\text{VDC}$  unless otherwise noted.





## THEORY OF OPERATION

A simplified schematic of the XTR100 is shown in Figure 1. Basically the amplifiers, A<sub>1</sub> and A<sub>2</sub>, act as an instrumentation amplifier controlling a current source, A<sub>3</sub> and Q<sub>1</sub>. Operation is determined by an internal feedback loop. e<sub>1</sub> applied to pin 3 will also appear at pin 5 and similarly e<sub>2</sub> will appear at pin 6. Therefore the current in R<sub>S</sub>, the span setting resistor, will be I<sub>S</sub> = (e<sub>2</sub> - e<sub>1</sub>) / R<sub>S</sub> = e<sub>IN</sub> / R<sub>S</sub>. This current combines with the current, I<sub>3</sub>, to form I<sub>1</sub>. The circuit is configured such that I<sub>2</sub> is 19 times I<sub>1</sub>. From this point the derivation of the transfer function is straightforward but lengthy. The result is shown in Figure 1.

Examination of the transfer function shows that I<sub>O</sub> has a lower range-limit of 4mA when e<sub>1N</sub> = e<sub>2</sub> - e<sub>1</sub> = 0V. This 4mA is composed of 2mA quiescent current exiting pin 7 plus 2mA from the current sources. The upper range limit of I<sub>O</sub> is set to 20mA by the proper selection of R<sub>S</sub> based on the upper range limit of e<sub>1N</sub>. Specifically R<sub>S</sub> is chosen for a 16mA output current span for the given full scale input voltage span; i.e., (0.016V + 40/R<sub>S</sub>)(e<sub>1N</sub> full scale) = 16mA. Note that since I<sub>O</sub> is unipolar e<sub>2</sub> must be kept larger than e<sub>1</sub>; i.e., e<sub>2</sub> ≥ e<sub>1</sub> or e<sub>1N</sub> ≥ 0. Also note that in order not to exceed the output upper range limit of 20mA, e<sub>1N</sub> must be kept less than 1V when R<sub>S</sub> = ∞ and proportionately less as R<sub>S</sub> is reduced.




FIGURE 1. Simplified Schematic of the XTR100.

# INSTALLATION AND OPERATING INSTRUCTIONS

Major points to consider when designing with the XTR100:

1. The leads to  $R_S$  should be kept as short as possible to reduce noise pick-up and parasitic resistance.
2.  $+V_{CC}$  should be bypassed with a  $0.01\mu F$  capacitor as close to the unit as possible (pin 8 to 7).
3. Always keep the input voltages within their range of linear operation

$$\begin{aligned} +4V &\leq e_1 \leq +6V \\ +4V &\leq e_2 \leq +6V \end{aligned}$$

( $e_1$  and  $e_2$  measured with respect to pin 7).

4. The maximum input signal level ( $e_{IN_{FS}}$ ) is 1V with  $R_S = \infty$  and proportionally less as  $R_S$  decreases.
5. Always return the current references (pins 10 and 11) to the output (pin 7) through an appropriate resistor. If the references are not used for biasing or excitation connect them together and through a  $1k\Omega$  resistor to pin 7. Each reference must have between +1V and  $+(V_{CC} - 4V)$  with respect to pin 7. Filter with one  $0.01\mu F$  or two  $0.0047\mu F$  capacitors.
6. Always choose  $R_L$  (including line resistance) so that the voltage between pins 7 and 8 ( $+V_{CC}$ ) remains within the 11.6V to 40V range as the output changes between the 4mA to 20mA range (see Figure 2).
7. It is recommended that a reverse polarity protection diode ( $D_1$  in Figure 1) be used. This will prevent damage to the XTR100 caused by momentary (e.g., transient) or long term application of the wrong polarity of voltage between pins 7 and 8.
8. When the XTR100 is in high gain, use a compensation capacitor, pins 12 and 13, and consider PC board layout which minimizes parasitic capacitance.




FIGURE 2. Power Supply Operating Range.

## SELECTING $R_S$

$R_{SPAN}$  is chosen so that a given full scale input span  $e_{IN_{FS}}$  will result in the desired full scale output span of  $\Delta I_{O_{FS}}$ ,  $[(0.016U) + (40/R_S)] \Delta e_{IN} = \Delta I_O = 16mA$ .

Solving for  $R_S$ ;

$$R_S = \frac{40}{\Delta I_O / \Delta e - 0.016U} \quad (1)$$

For example, if  $\Delta e_{IN_{FS}} = 100mV$  for  $\Delta I_{O_{FS}} = 16mA$

$$R_S = \frac{40}{(16mA/100mV)} = \frac{40}{0.16 - 0.016} = \frac{40}{0.144} = 278\Omega$$

See Typical Performance Curves for a plot of  $R_S$  vs  $\Delta e_{IN_{FS}}$ . Note that in order not to exceed the 20mA upper range limit  $e_{IN}$  must be less than 1V when  $R_S = \infty$  and proportionately smaller as  $R_S$  decreases.

## BIASING THE INPUTS

The internal circuitry of the XTR100 is such that both  $e_1$  and  $e_2$  must be kept approximately 5V above the voltage at pin 7. This is easily done by using one or both current sources and an external resistor  $R_2$ . Figure 3 shows the simplest case - a floating voltage source  $e_2$ . The 2mA from the current sources flows through the  $2.5k\Omega$  value of  $R_2$  and both  $e_1$  and  $e_2$  are raised by the required 5V with respect to pin 7. For linear operation the constraint is

$$\begin{aligned} +4V &\leq e_1 \leq +6V \\ +4V &\leq e_2 \leq +6V \end{aligned}$$




FIGURE 3. Basic Connection for Floating Voltage Source.

Figure 4 shows a similar connection for a resistive transducer. The transducer could be excited either by one (as shown) or both current sources.




FIGURE 4. Basic Connection for Resistive Source.

### CMV AND CMR

Thus the XTR100 is designed to operate with a nominal 5V common-mode voltage at the input and will function properly with either input operating over the range of 4V to 6V with respect to pin 7. The error caused by the 5V CMV is already included in the accuracy specifications. If the inputs are biased at some other CMV then an input offset error term is  $(CMV - 5) / CMRR$ ; CMR is in dB, CMRR is in V/V.

### SIGNAL SUPPRESSION AND ELEVATION

In some applications it is desired to have suppressed zero range (input signal elevation) or elevated zero range (input signal suppression). This is easily accomplished with the XTR100 by using the current sources to create the suppression, elevation voltage. The basic concept is shown in Figures 5 and 6(a). In this example the sensor voltage is derived from  $R_T$  (a thermistor, RTD or other variable resistance element) excited by one of the 1mA current sources. The other current source is used to create the elevated zero range voltage. Figures 6(b), (c) and (d) show some of the possible circuit variations. These circuits have the desirable feature of noninteractive span and suppression elevation adjustments. Note: It is not recommended to use the optional offset voltage null (pins 1, 2, and 14) for elevation suppression. This trim capability is used only to null the amplifier's input offset voltage. In many applications the already low offset voltage (typically  $20\mu V$ ) will not need to be nulled at all. Adjusting the offset voltage to nonzero values will disturb the voltage drift by  $\pm 0.3\mu V/^\circ C$  per  $100\mu V$  of induced offset.




FIGURE 5. Elevation and Suppression Graph.




FIGURE 6. Elevation and Suppression Circuits.

## APPLICATION INFORMATION

The small size, low offset voltage and drift, excellent linearity, and internal precision current sources, make the XTR100 ideal for a variety of two-wire transmitter applications. It can be used by OEM's producing different types of transducer transmitter modules and by data acquisition systems manufacturers who gather transducer data. Current mode transmission greatly reduces noise

interference. The two-wire nature of the device allows economical signal conditioning at the transducer. Thus the XTR100 is, in general, very suitable for individualized and special purpose applications.

**EXAMPLE 1 - RTD Transducer** shown in Figure 7. Given a process with temperature limits of +25°C and +150°C, configure the XTR100 to measure the temperature with a platinum RTD which produces 100Ω at 0°C and 200Ω at +266°C (obtained from standard RTD tables). Transmit 4mA for +25°C and 20mA for +150°C.

Computing  $R_s$ .

The sensitivity of the RTD is  $\Delta R / \Delta T = 100\Omega / 266^\circ\text{C}$ . When excited with a 1mA current source for a 25°C to 150°C range (i.e., 125°C span) the span of  $e_{IN}$  is 1mA x (100Ω/266°C) x 125°C = 47mV =  $\Delta e_{IN}$ .

From equation 1,  $R_s = \frac{40}{\frac{\Delta I_o}{\Delta e_{IN}} - 0.016 \text{ V}}$

$$R_s = \frac{40}{\frac{16\text{mA}}{47\text{mV}} - 0.016 \text{ V}} = \frac{40}{0.3244} = 123.3\Omega$$

Span adjustment (calibration) is accomplished by trimming  $R_s$ .

Computing  $R_4$ :

$$\begin{aligned} \text{At } 25^\circ\text{C}, e'_2 &= 1\text{mA} \times [100\Omega + (\frac{100\Omega}{266^\circ\text{C}} \times 25^\circ\text{C})] \\ &= 1\text{mA} \times 109.4\Omega \\ &= 109.4\text{mV} \end{aligned}$$

In order to make the lower range limit of 25°C correspond to the output lower range limit of 4mA the input circuitry shown in Figure 7 is used.

$$\begin{aligned} e_{IN} &\text{ is made 0 at } 25^\circ\text{C} \\ \text{or } e'_{2, 25^\circ\text{C}} - V_4 &= 0 \\ \text{thus, } V_4 &= e'_{2, 25^\circ\text{C}} = 109.4\text{mV} \end{aligned}$$

$$R_4 = \frac{V_4}{1\text{mA}} = \frac{109.4\text{mV}}{1\text{mA}} = 109.4\Omega$$

Computing  $R_2$  and checking CMV:

At 25°C,  $e'_2 = 109.4\text{mV}$

$$\begin{aligned} \text{At } 150^\circ\text{C}, e'_2 &= 1\text{mA} \times [100\Omega + (\frac{100\Omega}{266^\circ\text{C}} \times 150^\circ\text{C})] \\ &= 156.4\text{mV} \end{aligned}$$

Since both  $e'_2$  and  $V_4$  are small relative to the desired 5V common-mode voltage they may be ignored in computing  $R_2$  as long as the CMV is met.

$$R_2 = 5\text{V} / 2\text{mA} = 2.5\text{k}\Omega$$

$$\left. \begin{aligned} e_2 \text{ min} &= 5\text{V} + 0.1094\text{V} \\ e_2 \text{ max} &= 5\text{V} + 0.1564\text{V} \\ e_1 &= 5\text{V} + 0.1094\text{V} \end{aligned} \right\} \text{The +4V to +6V CMV requirement is met.}$$




FIGURE 7. Circuit for Example 1.

**EXAMPLE 2 - Thermocouple Transducer** shown in Figure 8. Given a process with temperature ( $T_1$ ) limits of 0°C and +1000°C, configure the XTR100 to measure the temperature with a type J thermocouple that produces a 58mV change for 1000°C change. Use a semiconductor diode for a cold junction compensation to make the measurement relative to 0°C. This is accomplished by supplying a compensating voltage,  $V_{R6}$ , equal to that normally produced by the thermocouple with its "cold junction" ( $T_2$ ) at ambient. At a typical ambient of +25°C this is 1.28mV (obtained from standard thermocouple tables with reference junction of 0°C). Transmit 4mA for  $T_1 = 0^\circ\text{C}$  and 20mA for  $T_1 = +1000^\circ\text{C}$ . Note:  $e_{IN} = e_2 - e_1$  indicates that  $T_1$  is relative to  $T_2$ .

Establishing  $R_s$ :

The input full scale span is 58mV ( $\Delta e_{IN_{FS}} = 58\text{mV}$ ).

$R_s$  is found from equation (1)

$$\begin{aligned} R_s &= \frac{40}{\frac{\Delta I_o}{\Delta e_{IN}} - 0.016 \text{ V}} \\ &= \frac{40}{\frac{16\text{mA}}{58\text{mV}} - 0.016 \text{ V}} = \frac{40}{0.2599} \end{aligned}$$

$$R_s = 153.9\Omega$$



### Selecting $R_4$ :

$R_4$  is chosen to make the output 4mA at  $T_{TC} = 0^\circ\text{C}$  ( $V_{TC} = -1.28\text{mV}$ ) and  $T_D = 25^\circ\text{C}$  ( $V_D = 0.6\text{V}$ ). A circuit is shown in Figure 8.

$V_{TC}$  will be  $-1.28\text{mV}$  when  $T_{TC} = 0^\circ\text{C}$  and the reference junction is at  $+25^\circ\text{C}$ .  $e_1$  must be computed for the condition of  $T_D = +25^\circ\text{C}$  to make  $e_{IN} = 0\text{V}$ .

$$\begin{aligned} V_{D_{25^\circ\text{C}}} &= 600\text{mV} \\ e_{1_{25^\circ\text{C}}} &= 600\text{mV} \times 51 / 2051 = 14.9\text{mV} \\ e_{IN} &= e_2 - e_1 = +V_{TC} + V_4 - e_1 \\ \text{with } e_{IN} &= 0 \text{ and } V_{TC} = -1.28\text{mV} \\ V_4 &= e_1 + e_{IN} - V_{TC} = 14.9\text{mV} + 0\text{V} - (-1.28\text{mV}) \\ 1\text{mA} \times R_4 &= 16.18\text{mV} \\ R_4 &= 16.18\Omega \end{aligned}$$




FIGURE 8. Thermocouple Input Circuit with Two Temperature Regions and Diode (D) Cold Junction Compensation.

### Cold Junction Compensation:

The temperature reference circuit is shown in Figure 9.




FIGURE 9. Cold Junction Compensation Circuit.

The diode voltage has the form

$$V_D = \frac{KT}{q} \ln \frac{I_{DIODE}}{I_{SAT}}$$

Typically at  $T_2 = 25^\circ\text{C}$ ,  $V_D = 0.6\text{V}$  and  $\Delta V_D / \Delta T = -2\text{mV}/^\circ\text{C}$ .  $R_5$  and  $R_6$  form a voltage divider for the diode voltage  $V_D$ . The divider values are selected so that the gradient  $\Delta V_D / \Delta T$  equals the gradient of the thermocouple at the reference temperature. At  $25^\circ\text{C}$  this is approximately  $52\mu\text{V}/^\circ\text{C}$  (obtained from standard thermocouple table) therefore,

$$\Delta V_{TC} / \Delta T = \Delta V_D / \Delta T \left( \frac{R_6}{R_5 + R_6} \right) \quad (2)$$

$$52\mu\text{V}/^\circ\text{C} = 2000\mu\text{V}/^\circ\text{C} \left( \frac{R_6}{R_5 + R_6} \right)$$

$R_5$  is chosen as  $2\text{k}\Omega$  to be much larger than the resistance of the diode. Solving for  $R_6$  yields  $51\Omega$ .

### THERMOCOUPLE BURN-OUT INDICATION

In process control applications it is desirable to detect when a thermocouple has burned out. This is typically done by forcing the two-wire transmitter current to either limit when the thermocouple impedance goes very high. The circuits of Figures 14 and 15 inherently have down scale indication. When the impedance of the thermocouple gets very large (open) the bias current flowing into the +input (large impedance) will cause  $I_O$  to go to its lower range limit value (about  $3.8\text{mA}$ ). If up scale indication is desired the circuit of Figure 16 should be used. When the TC opens the output will go to its upper range limit value (about  $25\text{mA}$  or higher).

### OPTIONAL INPUT OFFSET VOLTAGE TRIM

The XTR100 has provisions for nulling the input offset voltage associated with the input amplifiers. In many applications the already low offset voltage ( $25\mu\text{V}$  max for the B grade,  $50\mu\text{V}$  max for the A grade) will not need to be nulled at all. The null adjustment can be done with a potentiometer at pins 1, 2, and 14 as shown in Figures 3 and 4. Either of these two circuits may be used. NOTE: It is not recommended to use this input offset voltage nulling capability for elevation or suppression. See the Signal Suppression and Elevation section for the proper techniques.

### OPTIONAL BANDWIDTH CONTROL

Low-pass filtering is recommended where possible and can be done by either one of two techniques shown in Figure 10.  $C_2$  connect to pins 3 and 4 will reduce the bandwidth with a cutoff frequency given by,

$$f_{CO} = \frac{1.59 \times 10}{(R_1 + R_2 + R_3 + R_4)(C_2 + 0.047\mu\text{F})}$$

with  $f_{CO}$  in Hz, all  $R_S$  in  $\Omega$  and  $C_2$  in  $\mu F$ . This method has the disadvantage of having  $f_{CO}$  vary with  $R_1$ ,  $R_2$ ,  $R_3$ ,  $R_4$ , and it may require large values of  $R_3$  and  $R_4$ . The other method, using  $C_1$  will use smaller values of capacitance and is not a function of the input resistors. It is however, more subject to nonlinear distortion caused by slew rate limiting. This is normally not a problem with the slow signals associated with most process control transducers. The relationship between  $C_1$  and  $f_{CO}$  is shown in the Typical Performance Curves.




FIGURE 10. Optional Filtering.

### APPLICATION CIRCUITS




FIGURE 11. XTR100 with Loop-powered Isolation.




FIGURE 12. Bridge Input, Voltage Excitation.




FIGURE 13. Bridge Input, Current Excitation.




FIGURE 14. Thermocouple Input with RTD Cold Junction Compensation.




FIGURE 15. Thermocouple Input with Diode Cold Junction Compensation.




FIGURE 16. Thermocouple Input with RTD Cold Junction Compensation.




FIGURE 17. 0mA to 20mA Output Converter.

### DETAILED ERROR ANALYSIS

The ideal output current is

$$I_{O \text{ IDEAL}} = 4\text{mA} + K e_{IN} \quad (3)$$

K is the span (gain) term,  $(0.016\text{mA}/\text{mV}) + (40/R_S)$

The nature of the XTR100 circuit is such that there are three major components of error

- $\sigma_O$  = error associated with the output stage.
- $\sigma_S$  = errors associated with span adjustment.
- $\sigma_I$  = errors associated with input stage.

The transfer function including these errors is

$$I_{O \text{ ACTUAL}} = (4\text{mA} + \sigma_O) + K (1 + \sigma_S)(e_{IN} + \sigma_I) \quad (4)$$

When this expression is expanded, second order terms ( $\sigma_S \sigma_I$ ) dropped, and terms collected, the result is

$$I_{O \text{ ACTUAL}} = (4\text{mA} + \sigma_O) + K e_{IN} [K\sigma_I + K\sigma_S e_{IN}] \quad (5)$$

The error in the output current is  $I_{O \text{ ACTUAL}} - I_{O \text{ IDEAL}}$  and can be found by subtracting equations (5) and (3).

$$I_{O \text{ ERROR}} = \sigma_O + K\sigma_S + K\sigma_S e_{IN} \quad (6)$$

This is a general error expression. The composition of each component of error depends on the circuitry inside the XTR100 and the particular circuit in which it is applied. The circuit of Figure 7 will be used to illustrate the principles.

$$\sigma_O = I_{OSRTO} \quad (7)$$

$I_{OSRTO}^*$  = the output offset error current.

For the circuit of Figure 7,

$$\sigma_I = V_{OSI} + [I_{B1} R_T - I_{B2} R_4] + \frac{\Delta V_{CC}}{\text{PSRR}} + \frac{(e_1 + e_2)/2 - 5V}{\text{CMRR}} \quad (8)$$

The term in brackets maybe written in terms of offset current and resistor mismatches as  $I_{B1} \Delta R + I_{OS} R_4$ .

$V_{OSI}^*$  = input offset voltage

$I_{B1}, I_{B2}^*$  = input bias current

$I_{OSI}^*$  = input offset current

$\Delta R = R_T - R_4$  = mismatch in resistor

$\Delta V_{CC}$  = change supply voltage between pins 7 and 8 away from 24V nominal

PSRR\* = power supply rejection ratio

CMRR\* = common-mode rejection ratio

$\sigma_S = \epsilon_{\text{NONLIN}} + \epsilon_{\text{SPAN}}$

$\epsilon_{\text{NONLIN}}^*$  = span nonlinearity

$\epsilon_{\text{SPAN}}^*$  = span equation error. Untrimmed error = 3% max. May be trimmed to zero.

\*Items marked with an asterisk (\*) can be found in the Electrical Specifications.

### EXAMPLE 3

Given the circuit in Figure 7 with the XTR100B specifications and the following conditions:  $R_T = 109.4\Omega$  at  $25^\circ\text{C}$ ,  $R_T = 156.4\Omega$  at  $150^\circ\text{C}$ ,  $I_0 = 4\text{mA}$  at  $25^\circ\text{C}$ ,  $I_0 = 20\text{mA}$  at  $150^\circ\text{C}$ ,  $R_S = 123.3\Omega$ ,  $R_4 = 109\Omega$ ,  $R_1 = 250\Omega$ ,  $R_{\text{LINE}} = 100\Omega$ ,  $V_{D1} = 0.6\text{V}$ ,  $V_{PS} = 24\text{V} \pm 0.5\%$ . Determine the % error at the upper and lower range values.

A. At the lower range value ( $T = 25^\circ\text{C}$ ).

$$\sigma_O = I_{OSRTO} = \pm 4\mu\text{A}$$

$$\sigma_I = V_{OSI} + [I_{B1} \Delta R + I_{OSI} R_4] + \frac{\Delta V_{CC}}{\text{PSRR}}$$

$$+ \frac{(e_1 + e_2)/2 - 5}{\text{CMRR}}$$

$$\Delta R = R_{T25^\circ\text{C}} - R_4 = 109.4 - 109 \approx 0$$

$$\Delta V_{CC} = 24 \times 0.005 + 4\text{mA} (250\Omega + 100\Omega) + 0.6\text{V} = 120\text{mV} + 1400\text{mV} + 600\text{mV} = 2120\text{mV}$$

$$e_1 = (2\text{mA} \times 2.5\text{k}\Omega) + (1\text{mA} \times 109\Omega) = 5.109\text{V}$$

$$e_2 = (2\text{mA} \times 2.5\text{k}\Omega) + (1\text{mA} \times 109.4\Omega) = 5.1094\text{V}$$

$$(e_1 + e_2)/2 - 5 \approx 0$$

$$\text{PSRR} = 3.16 \times 10^5 \text{ for } 110\text{dB}$$

$$\text{CMRR} = 31.6 \times 10^3 \text{ for } 90\text{dB}$$

$$\sigma_1 = 25\mu\text{V} + (150\text{nA} \times 0 + 30\text{nA} \times 109\Omega) \quad (9)$$

$$+ \frac{2120\text{mV}}{3.16 \times 10^5} + \frac{0}{31.6 \times 10^3}$$

$$= 25\mu\text{V} + 3.27\mu\text{V} + 6.7\mu\text{V} + 0 \\ = 34.97$$

$$\sigma_S = \epsilon_{\text{NONLIN}} + \epsilon_{\text{SPAN}} \\ = 0.0001 + 0 \text{ (assumes trim of } R_S)$$

$$i_o \text{ error} = \sigma_O + K \sigma_1 + K \sigma_S \epsilon_{\text{IN}}$$

$$K = 0.016 + \frac{40}{R_S} = 0.016 + \frac{40}{123.3\Omega} = 0.341\text{U}$$

$$\epsilon_{\text{IN}} = e_2 - V_4 = I_{\text{REF1}} R_{1,25^\circ\text{C}} - I_{\text{REF2}} R_4$$

$$\text{since } R_{1,25^\circ\text{C}} = R_4$$

$$\epsilon_{\text{IN}} = (I_{\text{REF1}} - I_{\text{REF2}}) R_4 = 0.1\mu\text{A} \times 109\Omega = 10.9\mu\text{V}$$

Since the maximum mismatch of the current references is 0.01% of 1mA = 0.1μA

$$i_o \text{ error} = 4\mu\text{A} + (0.341\text{U} \times 34.97) + (0.341 \times 0.0001) \\ \times 10.9\mu\text{V} = 4\mu\text{A} + 11.89\mu\text{A} + 0.0004\mu\text{A} = 15.89\mu\text{A}$$

$$\% \text{ error} = \frac{15.89}{4\text{mA}} \times 100\% = 0.4 \text{ at lower range value.}$$

#### B. At the upper range value ( T = 150°C)

$$\Delta R = R_{T,150^\circ\text{C}} - R_4 = 156.4 - 109.4 = 47\Omega$$

$$\Delta V_{\text{CC}} = 24 \times 0.005 + 20\text{mA} (250\Omega + 100\Omega) + 0.6 \\ = 7720\text{mV}$$

$$e_1 = 5.109\text{V}$$

$$e_2 = (2\text{mA} \times 2.5\text{k}\Omega) + (1\text{mA} \times 156.4\Omega) = 5.156\text{V}$$

$$(e_1 e_2) / 2 - 5\text{V} \approx 0$$

$$\Delta R = -R_{T,150^\circ\text{C}} + R_4 = 156.4 - 109 = 47\Omega$$

$$\sigma_O = 4\mu\text{A}$$

$$\sigma_1 = 25\mu\text{V} + (150\text{nA} \times 47\Omega + 30\text{nA} \times 109\Omega)$$

$$+ \frac{7720\text{mV}}{3.16 \times 10^5} + \frac{0}{31.6 \times 10^3}$$

$$= 25\mu\text{V} + 10.33\mu\text{V} + 24\mu\text{V} F_0 = 59.33\mu\text{V}$$

$$\sigma_S = 0.0001$$

$$\epsilon_{\text{IN}} = e_2' - V_4 = I_{\text{REF1}} R_{T,150^\circ\text{C}} - I_{\text{REF2}} R_4$$

$$= (1\text{mA} \times 156.4\Omega) - (1\text{mA} - 109\Omega)$$

$$= 47\text{mV.}$$

$$i_o \text{ ERROR} = \sigma_O + K \sigma_1 + K \sigma_S \times \epsilon_{\text{IN}} \quad (10)$$

$$= 4\mu\text{A} + 0.341\text{U} \times 59.33\mu\text{V} + 0.341\text{U} \times$$

$$0.0001 \times 47000\mu\text{V}$$

$$= 4 \times 20.23 + 1.6 = 25.83\mu\text{A}$$

$$\% \text{ error} = \frac{25.83\mu\text{A}}{20\text{mA}} \times 100\% = 0.13\% \text{ at upper}$$

range value or % of FS.

## CONCLUSIONS

From equation (9) it is observed that the predominant error term is the input offset voltage (25μV for the B grade). This is of little consequence in many applications.  $V_{\text{OS RTI}}$  can, however, be nulled using the pot shown in Figures 3 and 4. From equation (10), the predominant errors are  $I_{\text{OS RTI}}$  (4μA),  $V_{\text{OS RTI}}$  (25μV), and  $I_B$  (150nA), max, B grade.

## A NOTE FOR HIGH GAIN APPLICATIONS

In applications where  $e_{\text{in}}$  full scale is small (<50mV) and  $R_{\text{span}}$  is small (<≈150Ω), caution should be taken to consider errors from the external span circuit plus high amplification of offset drift and noise.

In such applications, be sure to include the effect of the normal thermal feedback within the XTR100 package. Small additional errors occur from a change in input offset voltage and current due to a change in chip temperature resulting from a change in output current (4mA up to 20mA).

The XTR100 has two thermal resistance specifications:

$$\theta_{JA} = 115^\circ\text{C}$$

This is the thermal resistance from output transistor to ambient. It is used for normal power dissipation considerations (see Figure 18).

$$\theta_{JI} = 60^\circ\text{C/W}$$

This is the thermal resistance which describes the effect of output stage power dissipation in input stage temperature rise.

As an example of how  $\theta_{JI}$  would be applied, we will calculate the limits with  $V_{\text{PS}} = 40\text{V}$  and  $R_L = 250\Omega$ .

Power Dissipation:

$$\text{at } 20\text{mA output: } 20\text{mA} [40\text{V} - (20\text{mA} \times 250\Omega)] = 700\text{mW}$$

$$\text{at } 4\text{mA output: } 4\text{mA} [40\text{V} - (4\text{mA} \times 250\Omega)] = 156\text{mW}$$

Thermal Resistance:  $\theta_{JI} = 60^\circ\text{C/W}$

Input Stage Temperature Rise:

$$\text{at } 20\text{mA output: } 700\text{mW} \times 60^\circ\text{C/W} = 42^\circ\text{C}$$

$$\text{at } 4\text{mA output: } 156\text{mW} \times 60^\circ\text{C/W} = 9.4^\circ\text{C}$$

Thus under these conditions when the output changes from 4mA to 20mA the input stage temperature changes  $42^\circ\text{C} - 9.4^\circ\text{C} = 32.6^\circ\text{C}$ . The maximum input stage offset change will depend on the particular grade specification:

$$\text{A Grade } (1\mu\text{V}/^\circ\text{C max}) = 32.6\mu\text{V}$$

$$\text{B Grade } (0.5\mu\text{V}/^\circ\text{C max}) = 16.3\mu\text{V}$$

The amount of error that this offset voltage represents depends on how large the full scale input voltage is. It is worse, of course, for small input voltages. Table I shows the error as a percentage of full scale and in terms of output current (% FS error  $\times$  16mA FS output span).

TABLE I. Maximum Errors Due to Thermal Feedback  
 $V_{PS} = 40V$ ,  $R_L = 250\Omega$ .

	10mV FS	100mV FS	1V FS
A Grade	0.326% (52.2 $\mu$ A)	0.0326% (5.22 $\mu$ A)	0.0033% (0.522 $\mu$ A)
B Grade	0.163% (26.1 $\mu$ A)	0.0163% (2.61 $\mu$ A)	0.0016% (0.261 $\mu$ A)

## HOW TO REDUCE ERRORS

### Lower $V_{PS}$

The errors can be reduced by lowering the voltage at the XTR100 line terminals. The errors in the example above represent a fairly demanding condition of maximum voltage ( $V_{PS} = 40V$ ) and minimum resistance ( $R_L = 250\Omega$ ). If the voltage is lowered to 24V, then a 4mA to 20mA output change causes a change in input stage temperature of 17.3°C and the errors in Table I are reduced by a factor of 17.3°C/32.6°C = 0.53. (Note that this is different than the decrease in the voltage itself: 24/40 = 0.6.)

### Raise Resistance

If the load or line resistance is raised the output power dissipation will also be reduced. If  $R_L = 400\Omega$  (400/250 = 1.6), the change in output temperature is 29.2°C as the output changes from 4mA to 20mA (still with  $V_{PS} = 40V$ ) and the errors in Table I are reduced by a factor of 29.2°C/32.6°C = 0.9.

### Heat Sink

Heat sinking the package will reduce both  $\theta_{JA}$  and  $\theta_{JL}$ . The following is information on small-finned heat sinks that are attached with an epoxy heat sink adhesive (AHAM-985). The three models are 0.75" x 0.4" x 0.21".

#### Model 141

AHAM  
 27901 Front St.  
 Rancho, CA 92390  
 (714) 676-4151

#### Models 141 and 142

Heat Sink Plus  
 28715 Via Montezuma  
 Temecula, CA 92390  
 (714) 676-3031




FIGURE 18. Power Derating Curve.

## GENERAL RECOMMENDATIONS HANDLING PROCEDURES FOR INTEGRATED CIRCUITS

All semiconductor devices are vulnerable, in varying degrees, to damage from the discharge of electrostatic energy. Such damage can cause performance degradation or failure, either immediate or latent. As a general practice we recommend the following handling procedures to reduce the risk of electrostatic damage.

1. Remove the static-generating materials, such as untreated plastics, from all areas that handle microcircuits.
2. Ground all operators, equipment, and work stations.
3. Transport and ship microcircuits, or products incorporating microcircuits, in static-free, shielded containers.
4. Connect together all leads of each device by means of a conductive material, when the device is not connected into a circuit.
5. Control relative humidity to as high a value as practical (50% is recommended).



# XTR101

FOR A COMPLETE  
DATA SHEET,  
SEE PDS-627

## Precision, Low Drift 4mA to 20mA TWO-WIRE TRANSMITTER

### FEATURES

- **INSTRUMENTATION AMPLIFIER INPUT**  
Low Offset Voltage,  $30\mu\text{V}$  max  
Low Voltage Drift,  $0.75\mu\text{V}/^\circ\text{C}$  max  
Low Nonlinearity, 0.01% max
- **TRUE TWO-WIRE OPERATION**  
Power and Signal on One Wire Pair  
Current Mode Signal Transmission  
High Noise Immunity
- **DUAL MATCHED CURRENT SOURCES**
- **WIDE SUPPLY RANGE, 11.6V to 40V**
- **$-40^\circ\text{C}$  to  $+85^\circ\text{C}$  SPECIFICATION RANGE**
- **SMALL 14-PIN DIP PACKAGE**

### DESCRIPTION


The XTR101 is a microcircuit, 4mA to 20mA, two-wire transmitter containing a high accuracy instrumentation amplifier (IA), a voltage-controlled output current source, and dual-matched precision current reference. This combination is ideally suited for remote signal conditioning of a wide variety of transducers such as thermocouples, RTDs, thermistors, and strain gauge bridges. State-of-the-art design and laser-trimming, wide temperature range operation and small size make it very suitable for industrial process control applications. In addition the optional external transistor allows even higher precision.

The two-wire transmitter allows signal and power to be supplied on a single wire-pair by modulating the power supply current with the input signal source. The transmitter is immune to voltage drops from long runs and noise from motors, relays, actuators, switches, transformers, and industrial equipment. It

### APPLICATIONS

- **INDUSTRIAL PROCESS CONTROL**  
Pressure Transmitters  
Temperature Transmitters  
Millivolt Transmitters
- **RESISTANCE BRIDGE INPUTS**
- **THERMOCOUPLE INPUTS**
- **RTD INPUTS**
- **CURRENT SHUNT (mV) INPUTS**
- **PRECISION DUAL CURRENT SOURCES**
- **AUTOMATED MANUFACTURING**
- **POWER PLANT/ENERGY SYSTEM MONITORING**

can be used by OEMs producing transmitter modules or by data acquisition system manufacturers. Also, the XTR101 is generally very useful for low-noise, current-mode signal transmission.



# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$ ,  $V_{CC} = 24\text{VDC}$ ,  $R_L = 100\Omega$  with external transistor connected unless otherwise noted.

PARAMETER	CONDITIONS/DESIGNATION	XTR101AG			XTR101BG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>OUTPUT AND LOAD CHARACTERISTICS</b>								
Current	Linear Operating Region	4		20	*		*	mA
	Derated Performance	3.8		22	*		*	mA
Current Limit			28	38		*	*	mA
Offset Current Error vs Temperature	$I_{OS}$ , $I_O = 4\text{mA}$ $\Delta I_{OS}/\Delta T$		$\pm 3.9$	$\pm 10$		$\pm 2.5$	$\pm 6$	$\mu\text{A}$
Full Scale Output Current Error	Full Scale = 20mA		$\pm 10.5$	$\pm 20$		$\pm 8$	$\pm 15$	ppm, FS/ $^\circ\text{C}$
Power Supply Rejection		110	$\pm 20$	$\pm 40$	*	$\pm 15$	$\pm 30$	$\mu\text{A}$
Power Supply Voltage	$V_{CC}$ , pins 7 and 8, compliance <sup>(1)</sup>	+11.6		+40	*	*	*	dB
Load Resistance	At $V_{CC} = +24\text{V}$ , $I_O = 20\text{mA}$ At $V_{CC} = +40\text{V}$ , $I_O = 20\text{mA}$			600				$\Omega$
				1400				$\Omega$
<b>SPAN</b>								
Output Current Equation	$R_S$ in $\Omega$ , $e_1$ and $e_2$ in V		$I_O = 4\text{mA} + [0.016U + (40/R_S)](e_2 - e_1)$					
Span Equation	$R_S$ in $\Omega$		$S = [0.016U + (40/R_S)]$					A/V
vs Temperature	Excluding TCR of $R_S$		$\pm 30$	$\pm 100$		*	*	ppm/ $^\circ\text{C}$
Untrimmed Error <sup>(2)</sup>	$\epsilon_{SPAN}$	-5	-2.5	0	*	*	*	%
Nonlinearity	$\epsilon_{NONLINEARITY}$			0.01		*	*	%
Hysteresis			0			*	*	%
Dead Band			0			*	*	%
<b>INPUT CHARACTERISTICS</b>								
Impedance: Differential			0.4    3			*	*	G $\Omega$    pF
Common-Mode			10    3			*	*	G $\Omega$    pF
Voltage Range, Full Scale	$\Delta e = (e_2 - e_1)$ <sup>(3)</sup>	0		1	*	*	*	V
Offset Voltage	$V_{OS}$		$\pm 30$	$\pm 60$		$\pm 20$	$\pm 30$	$\mu\text{V}$
vs Temperature	$\Delta V_{OS}/\Delta T$		$\pm 0.75$	$\pm 1.5$		$\pm 0.35$	$\pm 0.75$	$\mu\text{V}/^\circ\text{C}$
Bias Current	$I_B$		60	150		*	*	nA
vs Temperature	$\Delta I_B/\Delta T$		0.30	1		*	*	nA/ $^\circ\text{C}$
Offset Current	$I_{OS1}$		10	$\pm 30$		*	$\pm 20$	nA
vs Temperature	$\Delta I_{OS1}/\Delta T$		0.1	0.3		*	*	nA/ $^\circ\text{C}$
Common-Mode Rejection <sup>(4)</sup>	DC	90	100		*	*	*	dB
Common-Mode Range	$e_1$ and $e_2$ with respect to pin 7	4		6	*	*	*	V
<b>CURRENT SOURCES</b>								
Magnitude			1			*	*	mA
Accuracy	$V_{CC} = 24\text{V}$ , $V_{PIN 8} - V_{PIN 10, 11} = 19\text{V}$ , $R_2 = 5\text{k}\Omega$ , Figure 5		$\pm 0.06$	$\pm 0.17$		$\pm 0.025$	$\pm 0.075$	%
vs Temperature			$\pm 50$	$\pm 80$		$\pm 30$	$\pm 50$	ppm/ $^\circ\text{C}$
vs $V_{CC}$			$\pm 3$			*	*	ppm/V
vs Time			$\pm 8$			*	*	ppm/month
Ratio Match	Tracking					*	*	
Accuracy	$1 - I_{REF 1}/I_{REF 2}$		$\pm 0.014$	$\pm 0.06$		$\pm 0.009$	$\pm 0.04$	%
vs Temperature				$\pm 15$		*	10	ppm/ $^\circ\text{C}$
vs $V_{CC}$			$\pm 10$			*	*	ppm/V
vs Time			$\pm 1$			*	*	ppm/month
Output Impedance		10	20		*	*	*	M $\Omega$
<b>TEMPERATURE RANGE</b>								
Specification		-40		+85	*	*	*	$^\circ\text{C}$
Operating		-55		+125	*	*	*	$^\circ\text{C}$
Storage		-55		+165	*	*	*	$^\circ\text{C}$


\* Same as XTR101AG.

NOTES: (1) See Typical Performance Curves. (2) Span error shown is untrimmed and may be adjusted to zero. (3)  $e_1$  and  $e_2$  are signals on the -IN and +IN terminals with respect to the output, pin 7. While the maximum permissible  $\Delta e$  is 1V, it is primarily intended for much lower input signal levels, e.g., 10mV or 50mV full scale for the XTR101A and XTR101B grades respectively. 2mV FS is also possible with the B grade, but accuracy will degrade due to possible errors in the low value span resistance and very high amplification of offset, drift, and noise. (4) Offset voltage is trimmed with the application of a 5V common-mode voltage. Thus the associated common-mode error is removed. See Application Information section.

## ABSOLUTE MAXIMUM RATINGS

Power Supply, $V_{CC}$ .....	40V
Input Voltage, $e_1$ or $e_2$ .....	$\geq V_{OUT}, \leq +V_{CC}$
Storage Temperature Range, ceramic .....	-55°C to +165°C
Lead Temperature (soldering 10 seconds) .....	+300°C
Output Short-Circuit Duration .....	Continuous $+V_{CC}$ to $I_{OUT}$
Junction Temperature .....	+165°C


## PIN DESIGNATIONS



## MECHANICAL







### G Package

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.670	.710	17.02	18.03
C	.065	.170	1.65	4.32
D	.015	.021	0.38	0.53
F	.045	.060	1.14	1.52
G	.100 BASIC		2.54 BASIC	
H	.025	.070	0.64	1.78
J	.008	.012	0.20	0.30
K	.120	.240	3.05	6.10
L	.300 BASIC		7.62 BASIC	
M	---	$10^{\circ}$	---	$10^{\circ}$
N	.009	.060	0.23	1.52




## TYPICAL PERFORMANCE CURVES

( $T_A = +25^{\circ}\text{C}$ ,  $+V_{CC} = 24\text{VDC}$  unless otherwise noted)







## THEORY OF OPERATION

A simplified schematic of the XTR101 is shown in Figure 1. Basically the amplifiers, A<sub>1</sub> and A<sub>2</sub>, act as a single power supply instrumentation amplifier controlling a current source, A<sub>3</sub> and Q<sub>1</sub>. Operation is determined by an internal feedback loop. e<sub>1</sub> applied to pin 3 will also appear at pin 5 and similarly e<sub>2</sub> will appear at pin 6. Therefore the current in R<sub>S</sub>, the span setting resistor, will be  $I_S = (e_2 - e_1)/R_S = e_{IN}/R_S$ . This current combines with the current, I<sub>3</sub>, to form I<sub>1</sub>. The circuit is configured such that I<sub>2</sub> is 19 times I<sub>1</sub>. From this point the derivation of the transfer function is straightforward but lengthy. The result is shown in Figure 1.

Examination of the transfer function shows that I<sub>O</sub> has a lower range-limit of 4mA when e<sub>IN</sub> = e<sub>2</sub> - e<sub>1</sub> = 0V. This 4mA is composed of 2mA quiescent current exiting pin 7 plus 2mA from the current sources. The upper range limit of I<sub>O</sub> is set to 20mA by the proper selection of R<sub>S</sub> based on the upper range limit of e<sub>IN</sub>. Specifically R<sub>S</sub> is chosen for a 16mA output current span for the given full scale input voltage span; i.e.,  $(0.016V + 40/R_S)(e_{IN} \text{ full scale}) = 16\text{mA}$ . Note that since I<sub>O</sub> is unipolar e<sub>2</sub> must be kept larger than e<sub>1</sub>; i.e., e<sub>2</sub> ≥ e<sub>1</sub> or e<sub>IN</sub> ≥ 0. Also note that in order not to exceed the output upper range limit of 20mA, e<sub>IN</sub> must be kept less than 1V when R<sub>S</sub> = ∞ and proportionately less as R<sub>S</sub> is reduced.

## INSTALLATION AND OPERATING INSTRUCTIONS

### BASIC CONNECTION

The basic connection of the XTR101 is shown in Figure 1. A difference voltage applied between input pins 3 and 4 will cause a current of 4mA to 20mA to circulate in the two-wire output loop (through R<sub>L</sub>, V<sub>PS</sub>, and D<sub>1</sub>). For applications requiring moderate accuracy, the XTR101 operates very cost-effectively with just its internal drive transistor. For more demanding applications (high accuracy in high gain) an external NPN transistor can be added in parallel with the internal one. This keeps the heat out of the XTR101 package and minimizes thermal feedback to the input stage. Also in such applications




FIGURE 1. Simplified Schematic of the XTR101.

where e<sub>IN</sub> full scale is small (<50mV) and R<sub>SPAN</sub> is small (<150Ω), caution should be taken to consider errors from the external span circuit plus high amplification of offset drift and noise.

### OPTIONAL EXTERNAL TRANSISTOR

The optional external transistor, when used, is connected in parallel with the XTR101's internal transistor. The purpose is to increase accuracy by reducing heat change inside the XTR101 package as the output current spans from 4mA to 20mA. Under normal operating conditions, the internal transistor is never completely turned off as shown in Figure 2. This maintains frequency stability with varying external transistor characteristics and wiring capacitance. The actual "current sharing" between internal and external transistors is




FIGURE 2. Power Calculation of XTR101 with External Transistor.

dependent on two factors: (1) relative geometry of emitter areas and (2) relative package dissipation (case size and thermal conductivity). For best results, the external device should have a larger base emitter area and smaller package. It will, upon turn on, take about  $[0.95 (I_o - 3.3mA)]mA$ . However, it will heat faster and take a greater share after a few seconds.

Although any NPN of suitable power rating will operate with the XTR101, two readily available transistors are recommended for accuracy improvement:

1. 2N2222 in the TO-18 package. For power supply voltages above 24V, a 750Ω, 1/2W resistor should be connected in series with the collector. This will limit the power dissipation to 377mW under the worst-case conditions shown in Figure 2. Thus the 2N2222 will safely operate below its 400mW rating at the upper temperature of +85°C. Heat sinking the 2N2222 will result in greatly reduced accuracy improvement and is not recommended.
2. 2N6121 in the TO-220 package. This transistor will operate over the specified temperature and output voltage range without a series collector resistor. Heat sinking the 2N6121 will result in slightly less accuracy improvement. It can be done, however, when mechanical constraints require it.

#### ACCURACY WITH AND WITHOUT EXTERNAL TRANSISTOR

The XTR101 has been tested in a circuit using a 2N6121 external transistor. The relative difference in accuracy

with and without an external transistor is shown in Figure 3. Notice that a dramatic improvement in offset voltage change with supply voltage is evident for any value of load resistor.

#### MAJOR POINTS TO CONSIDER WHEN USING THE XTR101

1. The leads to  $R_s$  should be kept as short as possible to reduce noise pick-up and parasitic resistance.
2.  $+V_{cc}$  should be bypassed with a 0.01μF capacitor as close to the unit as possible (pin 8 to 7).
3. Always keep the input voltages within their range of linear operation, +4V to +6V ( $e_1$  and  $e_2$  measured with respect to pin 7).
4. The maximum input signal level ( $e_{INFS}$ ) is 1V with  $R_s = \infty$  and proportionally less as  $R_s$  decreases.
5. Always return the current references (pins 10 and 11) to the output (pin 7) through an appropriate resistor. If the references are not used for biasing or excitation, connect them together to pin 7. Each reference must have between 0V and  $(+V_{cc} - 4V)$  with respect to pin 7.
6. Always choose  $R_L$  (including line resistance) so that the voltage between pins 7 and 8 ( $+V_{cc}$ ) remains within the 11.6V to 40V range as the output changes between the 4mA to 20mA range (see Figure 4).
7. It is recommended that a reverse polarity protection diode ( $D_1$  in Figure 1) be used. This will prevent damage to the XTR101 caused by a momentary (e.g., tran-




FIGURE 3. Thermal Feedback Due to Change in Output Current.




FIGURE 4. Power Supply Operating Range.

sient) or long term application of the wrong polarity of voltage between pins 7 and 8.

8. Consider PC board layout which minimizes parasitic capacitance, especially in high gain.

### SELECTING $R_S$

$R_{SPAN}$  is chosen so that a given full scale input span  $e_{INFS}$  will result in the desired full scale output span of  $\Delta I_{OFS}$ ,

$$[(0.016U) + (40/R_S)] \Delta e_{IN} = \Delta I_O = 16\text{mA}$$

Solving for  $R_S$ :

$$R_S = \frac{40}{\Delta I_O / \Delta e_{IN} - 0.016U} \quad (1)$$

For example, if  $\Delta e_{INFS} = 100\text{mV}$  for  $\Delta I_{OFS} = 16\text{mA}$ ,

$$R_S = \frac{40}{(16\text{mA}/100\text{mV}) - 0.016} = \frac{40}{0.16 - 0.016} = \frac{40}{0.144} = 278\Omega$$

See Typical Performance Curves for a plot of  $R_S$  vs  $\Delta e_{INFS}$ . Note that in order not to exceed the 20mA upper range limit,  $e_{IN}$  must be less than 1V when  $R_S = \infty$  and proportionately smaller as  $R_S$  decreases.

### BIASING THE INPUTS

Because the XTR operates from a single supply both  $e_1$  and  $e_2$  must be biased approximately 5V above the voltage at pin 7 to assure linear response. This is easily done by using one or both current sources and an external resistor  $R_2$ . Figure 5 shows the simplest case—a floating voltage source  $e'_2$ . The 2mA from the current sources flows through the 2.5k $\Omega$  value of  $R_2$  and both  $e_1$  and  $e_2$  are raised by the required 5V with respect to pin 7. For linear operation the constraint is

$$+4V \leq e_1 \leq +6V$$

$$+4V \leq e_2 \leq +6V$$

Figure 6 shows a similar connection for a resistive transducer. The transducer could be excited either by one (as shown) or both current sources.




FIGURE 5. Basic Connection for Floating Voltage Source.

### CMV AND CMR

The XTR101 is designed to operate with a nominal 5V common-mode voltage at the input and will function properly with either input operating over the range of 4V to 6V with respect to pin 7. The error caused by the 5V CMV is already included in the accuracy specifications. If the inputs are biased at some other CMV then an input offset error term is  $(\text{CMV} - 5)/\text{CMRR}$ ; CMR is in dB, CMRR is in V/V.




FIGURE 6. Basic Connection for Resistive Source.

### SIGNAL SUPPRESSION AND ELEVATION

In some applications it is desired to have suppressed zero range (input signal elevation) or elevated zero range (input signal suppression). This is easily accomplished with the XTR101 by using the current sources to create the suppression/elevation voltage. The basic concept is shown in Figures 7 and 8 (a). In this example the sensor voltage is derived from  $R_T$  (a thermistor, RTD or other variable resistance element) excited by one of the 1mA current sources. The other current source is used to create the elevated zero range voltage. Figures 8 (b), (c) and (d) show some of the possible circuit variations. These circuits have the desirable feature of noninterac-




FIGURE 7. Elevation and Suppression Graph.

tive span and suppression/elevation adjustments. Note: It is not recommended to use the optional offset voltage null (pins 1, 2, and 14) for elevation/suppression. This trim capability is used only to null the amplifier's input offset voltage. In many applications the already low offset voltage (typically  $20\mu\text{V}$ ) will not need to be nulled at all. Adjusting the offset voltage to nonzero values will disturb the voltage drift by  $\pm 0.3\mu\text{V}/^\circ\text{C}$  per  $100\mu\text{V}$  of induced offset.




FIGURE 8. Elevation and Suppression Circuits.

### APPLICATION INFORMATION

The small size, low offset voltage and drift, excellent linearity, and internal precision current sources, make the XTR101 ideal for a variety of two-wire transmitter applications. It can be used by OEMs producing different types of transducer transmitter modules and by data acquisition systems manufacturers who gather transducer data. Current mode transmission greatly reduces noise interference. The two-wire nature of the device allows economical signal conditioning at the transducer. Thus the XTR101 is, in general, very suitable for individualized and special purpose applications.

### EXAMPLE 1

RTD Transducer shown in Figure 9.

Given a process with temperature limits of  $+25^\circ\text{C}$  and  $+150^\circ\text{C}$ , configure the XTR101 to measure the tempera-




FIGURE 9. Circuit for Example 1.

ture with a platinum RTD which produces  $100\Omega$  at  $0^\circ\text{C}$  and  $200\Omega$  at  $+266^\circ\text{C}$  (obtained from standard RTD tables). Transmit  $4\text{mA}$  for  $+25^\circ\text{C}$  and  $20\text{mA}$  for  $+150^\circ\text{C}$ .

#### COMPUTING $R_S$ :

The sensitivity of the RTD is  $\Delta R/\Delta T = 100\Omega/266^\circ\text{C}$ . When excited with a  $1\text{mA}$  current source for a  $25^\circ\text{C}$  to  $150^\circ\text{C}$  range (i.e.,  $125^\circ\text{C}$  span), the span of  $e_{IN}$  is  $1\text{mA}$   $\times$   $(100\Omega/266^\circ\text{C}) \times 125^\circ\text{C} = 47\text{mV} = \Delta e_{IN}$ .

$$\text{From equation 1, } R_S = \frac{40}{\frac{\Delta I_O}{\Delta e_{IN}} - 0.016\text{U}}$$

$$R_S = \frac{40}{\frac{16\text{mA}}{47\text{mV}} - 0.016\text{U}} = \frac{40}{0.3244} = 123.3\Omega$$

Span adjustment (calibration) is accomplished by trimming  $R_S$ .

#### COMPUTING $R_4$ :

$$\begin{aligned} \text{At } +25^\circ\text{C, } e_2' &= 1\text{mA} (R_T + \Delta R_T) \\ &= 1\text{mA} \left[ 100\Omega + \left( \frac{100\Omega}{266^\circ\text{C}} \times 25^\circ\text{C} \right) \right] \\ &= 1\text{mA} (109.4\Omega) \\ &= 109.4\text{mV} \end{aligned}$$

In order to make the lower range limit of  $25^\circ\text{C}$  correspond to the output lower range limit of  $4\text{mA}$ , the input circuitry shown in Figure 9 is used.

$e_{IN}$ , the XTR101 differential input, is made 0 at  $25^\circ\text{C}$

$$\text{or } e_{2,25^\circ\text{C}} - V_4 = 0$$

$$\text{thus, } V_4 = e_{2,25^\circ\text{C}} = 109.4\text{mV}$$

$$R_4 = \frac{V_4}{1\text{mA}} = \frac{109.4\text{mV}}{1\text{mA}} = 109.4\Omega$$

#### COMPUTING $R_2$ AND CHECKING CMV:

At  $+25^\circ\text{C}$ ,  $e_2' = 109.4\text{mV}$

At  $+150^\circ\text{C}$ ,  $e_2' = 1\text{mA} (R_T + \Omega R_T)$

$$\begin{aligned} &= 1\text{mA} \left[ 100\Omega + \left( \frac{100\Omega}{266^\circ\text{C}} \times 150^\circ\text{C} \right) \right] \\ &= 156.4\text{mV} \end{aligned}$$

Since both  $e_2'$  and  $V_4$  are small relative to the desired  $5\text{V}$  common-mode voltage, they may be ignored in computing  $R_2$  as long as the CMV is met.

$$\begin{aligned} R_2 &= 5\text{V}/2\text{mA} = 2.5\text{k}\Omega \\ \left. \begin{aligned} e_2 \text{ min} &= 5\text{V} + 0.1094\text{V} \\ e_2 \text{ max} &= 5\text{V} + 0.1564\text{V} \\ e_1 &= 5\text{V} + 0.1094\text{V} \end{aligned} \right\} \text{The } +4\text{V to } +6\text{V CMV} \\ &\text{requirement is met.} \end{aligned}$$

#### EXAMPLE 2

Thermocouple Transducer shown in Figure 10.

Given a process with temperature ( $T_1$ ) limits of  $0^\circ\text{C}$  and  $+1000^\circ\text{C}$ , configure the XTR101 to measure the temperature with a type J thermocouple that produces a  $58\text{mV}$  change for  $1000^\circ\text{C}$  change. Use a semiconductor diode for a cold junction compensation to make the measurement relative to  $0^\circ\text{C}$ . This is accomplished by supplying a compensating voltage,  $V_{TC}$ , equal to that normally produced by the thermocouple with its "cold junction" ( $T_2$ ) at ambient. At a typical ambient of  $+25^\circ\text{C}$  this is  $1.28\text{mV}$  (obtained from standard thermocouple tables with reference junction of  $0^\circ\text{C}$ ). Transmit  $4\text{mA}$  for  $T_1 = 0^\circ\text{C}$  and  $20\text{mA}$  for  $T_1 = +1000^\circ\text{C}$ . Note:  $e_{IN} = e_2 - e_1$  indicates that  $T_1$  is relative to  $T_2$ .




FIGURE 10. Thermocouple Input Circuit with Two Temperature Regions and Diode (D) Cold Junction Compensation.

### ESTABLISHING $R_5$ :

The input full scale span is 58mV ( $\Delta e_{INFS} = 58\text{mV}$ ).

$R_5$  is found from equation (1)

$$R_5 = \frac{40}{\frac{\Delta I_O}{\Delta e_{IN}} - 0.016\text{U}}$$

$$= \frac{40}{\frac{16\text{mA}}{58\text{mV}} - 0.016\text{U}} = \frac{40}{0.2599} = 153.9\Omega$$

### SELECTING $R_4$ :

$R_4$  is chosen to make the output 4mA at  $T_{TC} = 0^\circ\text{C}$  ( $V_{TC} = -1.28\text{mV}$ ) and  $T_D = +25^\circ\text{C}$  ( $V_D = 0.6\text{V}$ ). A circuit is shown in Figure 10.

$V_{TC}$  will be  $-1.28\text{mV}$  when  $T_{TC} = 0^\circ\text{C}$  and the reference junction is at  $+25^\circ\text{C}$ .  $e_1$  must be computed for the condition of  $T_D = +25^\circ\text{C}$  to make  $e_{IN} = 0\text{V}$ .

$$V_{D,25^\circ\text{C}} = 600\text{mV}$$

$$e_{1,25^\circ\text{C}} = 600\text{mV} (51/2051) = 14.9\text{mV}$$

$$e_{IN} = e_2 - e_1 = V_{TC} + V_4 - e_1$$

With  $e_{IN} = 0$  and  $V_{TC} = -1.28\text{mV}$ ,

$$V_4 = e_1 + e_{IN} - V_{TC}$$

$$= 14.9\text{mV} + 0\text{V} - (-1.28\text{mV})$$

$$1\text{mA} (R_4) = 16.18\text{mV}$$

$$R_4 = 16.18\Omega$$

### COLD JUNCTION COMPENSATION:

The temperature reference circuit is shown in Figure 11. The diode voltage has the form

$$V_D = \frac{KT}{q} \ln \frac{I_{DIODE}}{I_{SAT}}$$

Typically at  $T_2 = +25^\circ\text{C}$ ,  $V_D = 0.6\text{V}$  and  $\Delta V_D/\Delta T = -2\text{mV}/^\circ\text{C}$ .  $R_5$  and  $R_6$  form a voltage divider for the diode voltage  $V_D$ . The divider values are selected so that the gradient  $\Delta V_D/\Delta T$  equals the gradient of the thermocouple at the reference temperature. At  $+25^\circ\text{C}$  this is approximately  $52\mu\text{V}/^\circ\text{C}$  (obtained from standard thermocouple table); therefore,




FIGURE 11. Cold Junction Compensation Circuit.

$$\Delta V_{TC}/\Delta T = \Delta V_D/\Delta T \left( \frac{R_6}{R_5 + R_6} \right) \quad (2)$$

$$52\mu\text{V}/^\circ\text{C} = 200\mu\text{V}/^\circ\text{C} \left( \frac{R_6}{R_5 + R_6} \right)$$

$R_5$  is chosen as  $2\text{k}\Omega$  to be much larger than the resistance of the diode. Solving for  $R_6$  yields  $51\Omega$ .

### THERMOCOUPLE BURN-OUT INDICATION

In process control applications it is desirable to detect when a thermocouple has burned out. This is typically done by forcing the two-wire transmitter current to either limit when the thermocouple impedance goes very high. The circuits of Figures 16 and 17 inherently have down scale indication. When the impedance of the thermocouple gets very large (open) the bias current flowing into the + input (large impedance) will cause  $I_O$  to go to its lower range limit value (about 3.8mA). If up scale indication is desired the circuit of Figure 18 should be used. When the TC opens the output will go to its upper range limit value (about 25mA or higher).

### OPTIONAL INPUT OFFSET VOLTAGE TRIM

The XTR101 has provisions for nulling the input offset voltage associated with the input amplifiers. In many applications the already low offset voltages ( $30\mu\text{V}$  max for the B grade,  $60\mu\text{V}$  max for the A grade) will not need to be nulled at all. The null adjustment can be done with a potentiometer at pins 1, 2, and 14 as shown in Figures 5 and 6. Either of these two circuits may be used. NOTE: It is not recommended to use this input offset voltage nulling capability for elevation or suppression. See the Signal Suppression and Elevation section for the proper techniques.

### OPTIONAL BANDWIDTH CONTROL

Low-pass filtering is recommended where possible and can be done by either one of two techniques shown in Figure 12.  $C_2$  connected to pins 3 and 4 will reduce the bandwidth with a cutoff frequency given by,

$$f_{CO} = \frac{15.9}{(R_1 + R_2 + R_3 + R_4) (C_2 + 3\text{pF})}$$




FIGURE 12. Optional Filtering.

This method has the disadvantage of having  $f_{CO}$  vary with  $R_1$ ,  $R_2$ ,  $R_3$ ,  $R_4$ , and it may require large values of  $R_3$  and  $R_4$ . The other method, using  $C_1$ , will use smaller values of capacitance and is not a function of the input resistors. It is, however, more subject to nonlinear distortion caused by slew rate limiting. This is normally not a problem with the slow signals associated with most process control transducers. The relationship between  $C_1$  and  $f_{CO}$  is shown in the Typical Performance Curves.

### APPLICATION CIRCUITS




FIGURE 13. 0mA to 20mA Output Converter.




FIGURE 14. Bridge Input, Voltage Excitation.




FIGURE 15. Bridge Input, Current Excitation.




FIGURE 16. Thermocouple Input with RTD Cold Junction Compensation.




FIGURE 17. Thermocouple Input with Diode Cold Junction Compensation.




FIGURE 18. Thermocouple Input with RTD Cold Junction Compensation.




FIGURE 19. Dual Precision Current Sources Operated From One Supply.



# XTR110

## PRECISION VOLTAGE-TO-CURRENT CONVERTER/TRANSMITTER

### FEATURES

- 4mA TO 20mA TRANSMITTER
- SELECTABLE INPUT/OUTPUT RANGES:  
0V to +5V, 0V to +10V Inputs  
0mA to 20mA, 5mA to 25mA Outputs  
Other Ranges
- 0.005% MAX NONLINEARITY, 14 BIT
- PRECISION +10V REFERENCE OUTPUT
- SINGLE SUPPLY OPERATION
- CURRENT SOURCING TO COMMON
- WIDE SUPPLY RANGE, 13.5V TO 40V

### DESCRIPTION


The XTR110 is a monolithic precision voltage-to-current converter. It can convert standard 0V to +10V or 0V to +5V inputs into 4mA to 20mA, or 5mA to 25mA outputs. The required external MOS transistor keeps heat outside the XTR110 package to optimize performance under all output conditions. A precision +10V reference output can drive 10mA.

### APPLICATIONS

- INDUSTRIAL PROCESS CONTROL
- PRESSURE/TEMPERATURE TRANSMITTERS
- CURRENT-MODE BRIDGE EXCITATION
- GROUNDED TRANSDUCER CIRCUITS
- CURRENT SOURCE REFERENCE FOR DATA ACQUISITION
- PROGRAMMABLE CURRENT SOURCE FOR TEST EQUIPMENT
- AUTOMATED MANUFACTURING
- POWER PLANT/ENERGY SYSTEM MONITORING

An external transistor can be added for more current, e.g. 33mA for 300Ω bridges.

The XTR110 is a key data acquisition component, designed for high noise immunity current-mode transmission. It is also ideal as a precision programmable current source for transducer circuits and test equipment.





# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$  and  $V_{CC} = +24\text{V}$  and  $R_L = 250\Omega^\dagger$  unless otherwise specified.

PARAMETER	CONDITIONS	XTR110AG/XTR110KP			XTR110BG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>TRANSMITTER</b>								
Transfer Function				$I_o = 10 [(V_{REF}/16) + (V_{IN1}/4) + (V_{IN2}/2)]/R_{SPAN}$				V
Input Range: $V_{IN1}$	Specified performance	0	+10	*	*	*	*	V
$V_{IN2}$	Specified performance	0	+5	*	*	*	*	V
Current, $I_o$	Specified performance <sup>(1)</sup>	4	20	*	*	*	*	mA
	Derated performance <sup>(1)</sup>	0	-40	*	*	*	*	mA
Nonlinearity	16mA/20mA span <sup>(2)</sup>		0.01	0.025		0.002	0.005	% of span
Offset Current, $I_{OS}$	$I_o = 4\text{mA}$ <sup>(1)</sup>							
	Initial		0.2	0.4		0.02	0.1	% of span
	vs Temp		0.0003	0.005		*	0.003	% of span/ $^\circ\text{C}$
vs Supply, $V_{CC}$			0.0005	0.005		*	*	% of span/V
Span Error	$I_o = 20\text{mA}$							
	Initial		0.3	0.6		0.05	0.2	% of span
	vs Temp		0.0025	0.005		0.0009	0.003	% of span/ $^\circ\text{C}$
vs Supply, $V_{CC}$			0.003	0.005		*	*	% of span/V
Output Resistance	From drain of FET ( $Q_{EXT}$ ) <sup>(3)</sup>		$10 \times 10^{(4)}$			*	*	$\Omega$
Input Resistance	$V_{IN1}$		27			*	*	k $\Omega$
	$V_{IN2}$		22			*	*	k $\Omega$
	$V_{REF IN}$		19			*	*	k $\Omega$
Dynamic Response	Settling Time	To 0.1% of span	15			*	*	$\mu\text{sec}$
		To 0.01% of span	20			*	*	$\mu\text{sec}$
Slew Rate			1.3			*	*	mA/ $\mu\text{sec}$
<b>VOLTAGE REFERENCE</b>								
Output Voltage	vs Temp	+9.95	+10	+10.05	+9.98	*	+10.02	V
	vs Supply, $V_{CC}$		35	50		15	30	ppm/ $^\circ\text{C}$
vs Output Current	Line regulation		0.0002	0.005		*	*	%/V
	Load regulation		0.0005	0.01		*	*	%/mA
vs Time			100			*	*	ppm/1k hrs
Trim Range		-0.100		+0.25	*		*	V
Output Current	Specified performance	10			*		*	mA
<b>POWER SUPPLY</b>								
Input Voltage, $V_{CC}$		+13.5		+40	*		*	V
Quiescent Current	Excluding $I_o$		3	4.5		*	*	mA
<b>TEMPERATURE RANGE</b>								
Specification: AG, BG		-40		+85	*		*	$^\circ\text{C}$
KP		0		+70	*		*	$^\circ\text{C}$
Operating: AG, BG		-55		+125	*		*	$^\circ\text{C}$
KP		-25		+85	*		*	$^\circ\text{C}$


\* Specification same as AG/KP grades. † Specifications apply to the range of  $R_L$  shown in Typical Performance Curves.

NOTES: (1) Including internal reference. (2) Span is the change in output current resulting from a full-scale change in input voltage. (3) Within compliance range limited by  $(+V_{CC} - 2V) + V_{DS}$  required for linear operation of the FET. (4) For  $V_{REF}$  adjustment circuit see Figure 4. (5) For extended  $I_{REF}$  drive circuit see Figure 8.

### ABSOLUTE MAXIMUM RATINGS

Power Supply, $+V_{CC}$	40V
Input Voltage, $V_{IN1}$ , $V_{IN2}$ , $V_{REF IN}$	$+V_{CC}$
Storage Temperature Range: A, B	$-55^\circ\text{C}$ to $+125^\circ\text{C}$
K	$-40^\circ\text{C}$ to $+85^\circ\text{C}$
Lead Temperature (soldering, 10sec)	$300^\circ\text{C}$
Output Short Circuit Duration, Gate Drive	
and $V_{REF}$ Force	Continuous to common and $+V_{CC}$
Output Current Using Internal $50\Omega$ Resistor	40mA



### PIN CONFIGURATION



### ORDERING INFORMATION










Basic model number	XTR110 X G
Performance grade code	A, B: $-40^\circ\text{C}$ to $+85^\circ\text{C}$ K: $0^\circ\text{C}$ to $+70^\circ\text{C}$
Package code	G: 16-pin hermetic DIP P: 16-pin plastic DIP

## MECHANICAL



## TYPICAL PERFORMANCE CURVES

T<sub>A</sub> = +25°C, V<sub>CC</sub> = 24VDC, R<sub>L</sub> = 250Ω unless otherwise noted.



# THEORY OF OPERATION

The XTR110 is designed to convert a high level input voltage into a positive output current.

A block diagram of the XTR110 is shown in Figure 1. The circuit contains four main functional blocks: (1) a precision resistor divider network ( $R_1$ - $R_5$ ), (2) a voltage-to-current converter ( $A_1$ ,  $Q_1$ ,  $R_6$ ,  $R_7$ ), (3) a current-to-current converter ( $A_2$ ,  $R_8$ ,  $R_9$ ,  $Q_{EXT}$ ), and (4) a precision +10V reference.

The precision divider network sums three input voltages to the noninverting input of  $A_1$ . These are  $V_{INI}$  (10V full scale),  $V_{IN2}$  (5V full scale), and  $V_{REF IN}$  (for offsetting).

In the voltage-to-current converter, the op amp,  $A_1$ , forces its input voltage across the span setting resistors,  $R_6$  and  $R_7$ . Since  $Q_1$  is a high gain Darlington, base current error is negligible and all current flows to the current-to-current converter (into  $R_8$ ). The transfer function including input divider is as follows:

$$I_{R8} = [(V_{REF IN}/16) + (V_{INI}/4) + (V_{IN2}/2)]/R_{SPAN}$$

where  $R_{SPAN}$  is the resistance from  $Q_1$  emitter to common.

The current-to-current converter is the output section of the XTR110 transmitter. The voltage across the 500Ω resistor ( $R_8$ ) is forced across the 50Ω resistor ( $R_9$ ) by  $A_2$

and the external MOSFET ( $Q_{EXT}$ ). Since no current flows in the gate of the MOSFET, all current is delivered to the output. This current ( $I_{OUT}$ ) is ten times the internal current through  $R_8$ . Use of the external transistor keeps power out of the precision IC to maintain accuracy.

The overall transfer function for the XTR110 transmitter is:

$$I_O = 10[(V_{REF IN}/16) + (V_{INI}/4) + (V_{IN2}/2)]/R_{SPAN}$$

For output currents beyond 40mA an external resistor can be used in place of  $R_9$ .

The +10V reference provides input offsetting, e.g. 4mA offset for the 4ma to 20mA output configuration. The reference can deliver 10mA and is protected from shorts to common. Higher current can be provided for other applications by using an external NPN transistor connected to the sense and force pins.

# INSTALLATION AND OPERATING INSTRUCTIONS

## BASIC CONNECTION

The basic connection of the XTR110 is the standard 0V to +10V input; 4mA to 20mA output configuration is shown in Figure 1.




FIGURE 1. Block Diagram of the XTR110 in Basic Connection: 0V to +10V in, 4mA to 20mA out.

+V<sub>CC</sub> may originate at the XTR110 site or may be brought in as part of a three-wire twisted line. Be sure to use sufficient bypassing close to the XTR110 on the +V<sub>CC</sub> line.

### EXTERNAL TRANSISTOR

Connections to the MOSFET are gate drive (pin 14) and source resistor (pin 1). To eliminate errors due to resistance in the connection between pin 1 and the source of the external transistor, connect pin 13 directly to pin 1 as shown in Figure 1.

The output of A2, pin 14, is intended to drive a MOSFET or PNP external pass transistor, and for that reason, is atypical of op amp outputs. The output stage can be visualized as a 300μA current source in parallel with an NPN collector. The NPN is the active element that, through feedback, determines where the gate drive should be set. It is capable of sinking over 15mA.

### External MOSFET

The XTR110 can operate with a variety of output transistors having appropriate breakdown voltage and power rating which is influenced by package type. Some general observations on package thermal characteristics are listed in Table I.

TABLE I. External Transistor Package Type and Dissipation.

Package Type	Allowable Power Dissipation
TO-92	Lowest: Use minimum supply and at +25°C.
TO-237	Acceptable: Trade-off supply and temperature.
TO-39	Good: Adequate for majority of designs.
TO-220	Excellent: For prolonged maximum stress.
TO-3	Overkill: If nothing else is available.

Maximum power dissipation of the external transistor can be derived from the derating curve. It can also be calculated from the thermal characteristics using the equation below:

$$P_A = P_D - (T_A - 25)/\theta_{JA}$$

P<sub>A</sub> = Power to be dissipated at T<sub>A</sub>

T<sub>A</sub> = Maximum ambient temperature

P<sub>D</sub> = Maximum continuous power dissipation at +25°C (I<sub>D</sub>V<sub>DS</sub>)

θ<sub>JA</sub> = Junction to ambient thermal resistance

(Refer to the manufacturer's data sheet for required numbers.)

Table II shows suitable MOSFET output transistors.

Summary of points to consider for selecting the transistor are:

1. Power rating—Equal to 1.5 × P<sub>A</sub> if possible, or at least equal to P<sub>A</sub>.
2. Drain-source breakdown—Greater than maximum expected V<sub>DS</sub>. This includes any additional voltage that may exist between the transmitter and receiver grounds.
3. Gate-source breakdown—Greater than +V<sub>CC</sub>, because V<sub>CC</sub> will be applied gate-to-source, under the condition of an open drain line (V<sub>GATE</sub> then = 0V). Most

MOSFETS will tolerate only 20V, but a zener (12V or more) connected gate-to-source will clamp the junction and remain off during normal operation.

TABLE II. Available P-Channel MOSFETs.

Manufacturer	Part No.	BV <sub>DSS</sub> *	BV <sub>GS</sub> *	Package
Ferranti	ZVP1304A	-40V	20V	TO-92
	ZVP1304B	-40V	20V	TO-39
	ZVP1306A	-60V	20V	TO-92
	ZVP1306B	-60V	20V	TO-39
International Rectifier	IRF9513	-60V	20V	TO-220
Motorola	MTP8P08	-80V	20V	TO-220
RCA	RFL1P08	-80V	20V	TO-39
	RFT2P08	-80V	20V	TO-220
Siliconix (preferred)	VP0300B	-30V	40V	TO-39
	VP0300L	-30V	40V	TO-92
	VP0300M	-30V	40V	TO-237
	VP0808B	-80V	40V	TO-39
	VP0808L	-80V	40V	TO-92
	VP0808M	-80V	40V	TO-237
Supertex	VP1304N2	-40V	20V	TO-220
	VP1304N3	-40V	20V	TO-92
	VP1306N2	-60V	20V	TO-220
	VP1306N3	-60V	20V	TO-92

\*BV<sub>DSS</sub>—Drain-source breakdown voltage. BV<sub>GS</sub>—Gate-source breakdown voltage.

### External PNP Transistor

A PNP bipolar transistor can also be used for the output but it will result in a slight drop in end-point accuracy and linearity. A TN2905 in a TO-237 package performs adequately. The end point shifts can be calculated if the beta of the PNP is known. The offset shift is I<sub>OS</sub>/beta and the span shift is I<sub>SPAN</sub>/beta. For example, if the transistor's beta is 250 and the output range is 4mA to 20mA, the calculations are as follows:

$$dI_{OS} = 4\text{mA}/250 = 16\mu\text{A} \text{ (0.1\% of span)}$$

$$dI_{SPAN} = 16\text{mA}/250 = 64\mu\text{A} \text{ (0.4\% of span)}$$

The offset error can be corrected by using the offset correction circuitry of Figure 5. The span error due to base current loss can be compensated by connecting an external resistor, R<sub>PAD</sub>, in parallel with the internal resistor as shown in Figure 2. R<sub>PAD</sub> can be calculated with the following formula:

$$R_{PAD} = 50 (\text{beta} + 1)$$

Any span error due to the XTR110 itself can be corrected with the span adjust circuitry of Figure 5. Use a nominal beta to calculate the value of R<sub>PAD</sub> if individual transistor measurements are not made. There should be enough range in the span adjust circuit to compensate for normal tolerances.

Small nonlinearity degradation (0.01% typical at 24V<sub>CC</sub>) results from changes in beta caused by changes in power as collector current varies from 4mA to 20mA. A heat sink can be added to minimize the heat dissipation effect.

A Darlington configuration (two separate PNPs) can also be used with no degradation in end-point accuracy and linearity. A 0.047μF capacitor across pins 13 and 14 is required for stability as shown in Figure 3. Single-

packaged Darlington transistors with internal bleeder resistors are not recommended since they will severely degrade accuracy.

To select a bipolar transistor, follow the same points as for MOSFETs. Note, however, the base-emitter breakdown is not considered because this junction is forward biased should the collector open.




FIGURE 2. PNP Output Transistor ( $R_{PAD}$  corrects for span error caused by beta).




FIGURE 3. Darlington Output Composed of Two PNP Transistors.

### COMMONS

Careful attention should be directed toward proper connection of the commons. All commons should be joined at one point as close to pin 2 of the XTR110 as possible. The exception is the  $I_{OUT}$  return. It can be returned to any place where it will not modulate the common at pin 2.

### VOLTAGE REFERENCE

The reference voltage is accurately regulated at pin 12 ( $V_{REF}$  sense). To preserve accuracy, any load including pin 3 should be connected to this point.

The circuit in Figure 4 shows coarse and fine adjustment of the voltage reference.




FIGURE 4. Optional Adjustment of Reference Voltage.

### OFFSET (ZERO) ADJUSTMENT

The offset current can be adjusted by using the potentiometer,  $R_1$ , shown in Figure 5. The procedure is to set the input voltage to zero and then adjust  $R_1$  to give 4mA at the output. For spans starting at 0mA, the following special procedure is recommended: set the input to a small nonzero value and then adjust  $R_1$  to the proper output current. When the input is zero the output will be zero. Figures 6 and 7 show graphically how offset is adjusted.

### SPAN ADJUSTMENT

The span is adjusted at the full-scale output current using the potentiometer,  $R_2$ , shown in Figure 5. This adjustment is interactive with the offset adjustment, and a few iterations may be necessary. For the circuit shown, set the input voltage to +10V full scale and then adjust  $R_2$  to give 20mA full-scale output. Figures 6 and 7 show graphically how span is adjusted.

The values of  $R_2$ ,  $R_3$ , and  $R_4$  for adjusting the span are determined as follows: choose  $R_4$  in series to slightly decrease the span; then choose  $R_2$  and  $R_3$  to increase the span to be adjustable about the center value.




FIGURE 5. Offset and Span Adjustment Circuit for 0V to +10V Input, 4mA to 20mA Output.




FIGURE 6. Zero and Span of 0V to +10V Input, 4mA to 20mA Output Configuration (see Figure 5).




FIGURE 7. Zero and Span of 0V to +10V<sub>IN</sub>, 0mA to 20mA Output Configuration (see Figure 5).

### ERROR CALCULATIONS

Errors can be calculated by considering these key parameters:

1. Offset Current (Initial, vs Temperature, vs Supply)
2. Span Error (Initial, vs Temperature, vs Supply)
3. Nonlinearity

Lower errors can readily be obtained by externally adjusting the initial offset and span errors to zero (see Performance Curves).

TABLE III. Pin Connections for Standard Ranges.

Input Range (V)	Output Range (mA)	Pin 3	Pin 4	Pin 5	Pin 9	Pin 10
0 - 10	0 - 20	Com	Input	Com	Com	Com
2 - 10	4 - 20	Com	Input	Com	Com	Com
0 - 10	4 - 20	+10V Ref	Input	Com	Com	Open
0 - 10	5 - 25	+10V Ref	Input	Com	Com	Com
0 - 5	0 - 20	Com	Com	Input	Com	Com
1 - 5	4 - 20	Com	Com	Input	Com	Com
0 - 5	4 - 20	+10V Ref	Com	Input	Com	Open
0 - 5	5 - 25	+10V Ref	Com	Input	Com	Com

### EXTENDED REFERENCE CURRENT DRIVE

The current drive capability of the XTR110's internal reference is 10mA. This can be extended if desired by adding an external NPN transistor shown in Figure 8.




FIGURE 8. Extended Reference Current Drive.

### LOW TEMPERATURE COEFFICIENT (TC) OPERATION

Although the precision resistors in the XTR110 track within 1ppm/°C, the output current depends upon the absolute temperature coefficient of any one of the resistors, R<sub>6</sub>, R<sub>7</sub>, R<sub>8</sub>, and R<sub>9</sub>. Since the absolute TC of the resistors is 20ppm/°C, maximum, the TC of the output current can have 20ppm/°C drift. For low TC operation, zero TC resistors can be substituted for either the span resistors (R<sub>6</sub> or R<sub>7</sub>) or for the source resistor (R<sub>9</sub>) but not both.

### EXTENDED SPAN

For spans beyond 40mA, the internal 50Ω resistor (R<sub>9</sub>) may be replaced by an external resistor connected between pins 13 and 16.

Its value can be calculated as follows:

$$R_{EXT} = R_9 (\text{Span}_{OLD} / \text{Span}_{NEW})$$

Since the internal thin-film resistors have a 20% absolute value tolerance, measure R<sub>9</sub> before determining the final value of R<sub>EXT</sub>. Self-heating of R<sub>EXT</sub> can cause nonlinearity. Therefore, choose one with a low TC and adequate power rating. See Figure 14 for application.

### STANDARD CURRENT RANGES OR SPANS

Table III shows the pin connections for standard XTR110 current ranges.

# TYPICAL APPLICATIONS

The XTR110 is ideal for a variety of applications requiring high noise immunity current-mode signal transmission. The precision +10V reference is convenient and can be exciting for bridges and transducers. Selectable ranges make it very useful as a precision programmable current

source. The compact design and low price of the XTR110 allow versatility with a minimum of external components and design engineering expense.

Figures 9 through 16 show typical applications of the XTR110.




FIGURE 9. 4mA to 20mA Single-Supply Thermistor Transmitter for Energy Management Systems.




FIGURE 10. 4mA to 20mA Single-Supply Bridge Transmitter.




FIGURE 11. Isolated 4mA to 20mA Channel




FIGURE 12. 0mA to 20mA Single-Supply Thermocouple Transmitter.




FIGURE 13.  $\pm 200mA$  Current Pump.






FIGURE 14. 0A to 10A High Current Voltage-to-Current Converter.




FIGURE 15. High Level Input 4mA to 20mA Two-Wire Transmitter.





FIGURE 16. Multidrop Analog Communication Link (Linear Mixer) with High Noise Immunity.

## Digitally Controlled Programmable Gain INSTRUMENTATION AMPLIFIER

### FEATURES

- 11 BINARY GAINS - 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024V/V
- 4-BIT TTL GAIN CONTROL
- EXCELLENT GAIN NONLINEARITY  
0.01% max at  $G = 1024V/V$
- LOW GAIN ERRORS - 0.02% max
- LOW GAIN DRIFT - 10ppm/°C max
- LOW VOLTAGE DRIFT  
 $1\mu V/^\circ C$  max RTI,  $G = 1024V/V$
- HIGH CMR - 110dB min,  $G = 1024V/V$
- HIGH INPUT IMPEDANCE -  $10 \times 10^9\Omega$
- LOW OFFSET VOLTAGE  
 $22\mu V$  max RTI,  $G = 1024V/V$   
2mV max RTI,  $G = 1V/V$



# DESCRIPTION

The 3606 is a self-contained, Programmable Gain Instrumentation Amplifier (PGIA) whose gain can be changed in 11 binary weighted steps from 1 to 1024V/V. The gain control is accomplished through a 4-bit TTL input.

The PGIA function allows the user to deal with wide dynamic range signals while maintaining high system resolution. For example: when used with a 10-bit A to D converter in a "floating point" system, the  $2^{10}$  gain range of the 3606, plus the  $2^{10}$  range of the converter produces a total system resolution of  $2^{20}$  ( $\approx 1,000,000:1$ ).

Desirable characteristics of a high performance instrumentation amplifier are offered by the 3606: high input impedance (10G $\Omega$ ), excellent gain nonlinearity (0.01% max,  $G = 1024V/V$ ; 0.02% max,  $G = 1V/V$ ), high common-mode rejection (100dB min,  $G \geq 4V/V$ ), low gain error (0.02% max with no trimming required), low gain temperature coefficient (10ppm/°C max), and low offset voltage drift vs temperature (1 $\mu V$ /°C max, RTI,  $G = 1024$ ).

Added to these outstanding instrumentation amplifier characteristics is the ability to change 3606's gain under control of a 4-bit TTL input word. An important characteristic of the 3606 PGIA is its low change in offset

plus laser trimming minimized this change to a maximum of  $\pm 25mV$  with no external adjustments. With two simple offset adjustments the change can be limited to less than 2mV (1mV typ) at the output over the entire 1V/V to 1024V/V gain range.

A simplified schematic of the 3606 is shown in Figure 1. The circuit consists of a variable gain high input impedance voltage follower input stage (A1 and A2) followed by a unity gain difference amplifier (A3) with a variable gain output stage (A4).

Common-mode voltage is derived for active guard drive to improve system common-mode rejection. Two-pole, low-pass filtering can easily be implemented on the output stage to reduce noise bandwidth and improve system signal-to-noise operation. A latch function is provided to inhibit gain changes while the digital gain control input is changed.

Burr-Brown's instrumentation grade monolithic operational amplifiers, high stability precision thin-film resistor networks and advanced laser-trimming techniques are used by the 3606 to achieve a performance, size and cost combination never before achieved in a PGIA. It is available in a 32-pin dual-in-line package in either ceramic or metal (hermetic) configurations.




FIGURE 1. Simplified Schematic.

# SPECIFICATIONS

## ELECTRICAL

Typical at +25°C, unless otherwise noted.

PARAMETER	CONDITIONS	3006A <sup>(1)</sup>			3006B <sup>(1)</sup>			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>GAIN, G<sup>(2)</sup></b>								
Inaccuracy	G = 1 to 1024, I <sub>o</sub> = 1mA		±0.02	±0.05		±0.01	±0.02	%
Nonlinearity <sup>(3)</sup>	G = 1 to 16		0.001	0.002		.	.	% <sup>(5)</sup>
	G = 32 to 128		0.003	0.004		.	.	%
	G = 256 to 1024		0.005	0.01		.	.	%
Drift vs Temperature vs Time	G = 1 to 1024		±5	±10		.	.	ppm/°C
	G = 1 to 1024		±0.01			.	.	%/1000 hrs
<b>RATED OUTPUT</b>								
Voltage	I <sub>o</sub> = ±5mA	±10	±12		.	.		V
Current	V <sub>o</sub> = ±10V	±5	±10		.	.		mA
Impedance			0.05		.	.		Ω
<b>INPUT CHARACTERISTICS</b>								
Absolute Max Voltage	No damage			±V <sub>cc</sub>	.	.	.	V
Common-Mode Voltage Range	Linear operation	±10	±10.5		.	.		V
Differential Impedance			10    3		.	.		10 <sup>9</sup> Ω    pF
Common-Mode Impedance			10    3		.	.		10 <sup>9</sup> Ω    pF
<b>OFFSET VOLTAGE, RTO<sup>(4)</sup></b>								
Initial at +25°C <sup>(5)</sup>			±0.02G +1	±0.04G +2		±0.01G +1	±0.02G +2	mV
vs Temperature	-25°C to +85°C		±0.0015G	±0.003G		±0.0005G	±0.001G	mV/°C
vs Time			±0.03G <sub>2</sub>	±0.05G <sub>2</sub>		±0.01G <sub>2</sub>	±0.02G <sub>2</sub>	mV/mo
vs Supply			±0.001G			.	.	mV/V
vs Gain <sup>(6)</sup>	With trimming		±0.002G	±0.04G <sub>2</sub>		.	.	mV
			±1	±2		.	.	
<b>INPUT BIAS CURRENT</b>								
Initial	+25°C		±15	±50		±5	±20	nA
vs Temperature	-25°C to +85°C		±0.3			.	.	nA/°C
vs Supply Voltage			±0.1			.	.	nA/V
<b>INPUT DIFFERENCE CURRENT</b>								
Initial	+25°C		±15	±50		±5	±20	nA
vs Temperature	-25°C to +85°C		±0.5			.	.	nA/°C
vs Supply Voltage			±0.1			.	.	nA/V
<b>INPUT NOISE</b>								
Voltage	R <sub>SOURCE</sub> ≤ 5kΩ					.	.	μV, p-p
0.01Hz to 10Hz	G = 1024		1.4			.	.	μV, rms
10Hz to 1kHz			1.0			.	.	
Current						.	.	pA, p-p
0.01Hz to 10Hz			70			.	.	pA, rms
10Hz to 1kHz			20			.	.	
<b>COMMON-MODE REJECTION</b>								
DC, 1kΩ Source Imbalance								dB
G = 1, 2		80	90		90	100		dB
G = 4 to 6		90	100		100	110		dB
G = 32 to 1024		100	114		110	114		dB
60Hz, 1kΩ Source Imbalance					.	.		dB
G = 1, 2		80	86		.	.		dB
G = 4 to 16		90	96		.	.		dB
G = 32 to 1024		100	106		.	.		dB
<b>DYNAMIC RESPONSE</b>								
±3dB Response	Small Signal							kHz
G = 1			100			.	.	kHz
G = 32 to 128			40			.	.	kHz
G = 256 to 1024			10			.	.	kHz
±1% Response	Small Signal							kHz
G = 1			40			.	.	kHz
G = 32 to 128			8			.	.	kHz
G = 256 to 1024			3			.	.	kHz
Slew Rate	G = 1	0.2	0.5		.	.		V/μsec
Settling Time	G = 128							μsec
to 1%			75			.	.	μsec
to 0.1%			100			.	.	μsec
to 0.01%			200			.	.	μsec

## ELECTRICAL (CONT)

Typical at +25°C, unless otherwise noted.


PARAMETER	CONDITIONS	3606A <sup>(1)</sup>			3606B <sup>(1)</sup>			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>LOGIC VOLTAGES</b>								
"0" Level <sup>(7)</sup>			0	+0.4	*	*	*	V
"1" Level <sup>(7)</sup>			+5.0		*	*	*	V
Absolute Max	No damage	+2.4		+7				V
<b>ANALOG SUPPLY</b>								
Rated Voltage			±15		*	*	*	VDC
Voltage Range, Derated Performance		±8		±18				VDC
Current, quiescent			±10	±20		*	*	mA
<b>DIGITAL SUPPLY</b>								
Rated Voltage			+5		*	*	*	VDC
Voltage Range		+4.5		+5.5				VDC
Current, quiescent			10			*	*	mA
<b>TEMPERATURE RANGE</b>								
Specification			-25	+85	*	*	*	°C
Storage			-40	+100	*	*	*	°C

<sup>(1)</sup>Specifications same as 3606A.

### NOTES:

- Specify 3606AG or 3606BG for ceramic package and 3606AM or 3606BM for metal package—see below.
- G = G<sub>1</sub> × G<sub>2</sub>.
- Nonlinearity is the maximum peak deviation from the best straight-line as a percent of full scale peak-to-peak output.
- RTO = Referred To Output. May be referred to input by dividing by gain G.
- May be adjusted to zero.
- Trimmed according to Figure 8.
- All digital inputs are 1 TTL unit load.

## MECHANICAL















## PIN DESIGNATIONS

PIN NO.	DESIG.	FUNCTION	PIN NO.	DESIG.	FUNCTION
1	-V	-15V Analog Supply	17	D <sub>0</sub>	Digital Input, LSB
2	-IN	Inverting Input	18	D <sub>1</sub>	Digital Input, next LSB
3	J <sub>1</sub>	Output of A <sub>3</sub>	19	G	Latch
4	(None)	Optional A <sub>4</sub> Offset Trim	20	DIG GND	Digital Ground
5	ΣJ	Summing Junction of A <sub>4</sub>	21	D <sub>2</sub>	Digital Input, next MSB
6	(None)	Optional A <sub>4</sub> Offset Trim	22	D <sub>3</sub>	Digital Input, MSB
7	F	Low-Pass Filter Pin	23	+5	+5 Digital Supply
8	J <sub>2</sub>	Input to A <sub>4</sub>	24	(None)	No Internal Connection
9	R <sub>1</sub>	Output Reference	25	(None)	No Internal Connection
10	O	Output	26	Gain	Optional External Gain
11	S <sub>1</sub>	Sense G = 1	27	Gain	Optional External Gain
12	S <sub>2</sub>	Sense G = 4	28	(None)	Input CMV
13	S <sub>3</sub>	Sense G = 2	29	+IN	Noninverting Input
14	R <sub>2</sub>	Output Reference	30	+V	+15V Analog Supply
15	ANA GND	Analog Ground	31	BAL	Optional Input Stage
16	(None)	No Internal Connection	32	BAL	Offset Null

# TYPICAL PERFORMANCE CURVES

Typical at +25°C unless otherwise noted.



# INSTALLATION AND OPERATING INSTRUCTIONS

## POWER SUPPLY CONNECTIONS

Figure 2 shows the proper analog and digital power supply connections. The analog supplies should be decoupled with 1 $\mu$ F tantalum and 1000pF ceramic capacitors as close to the amplifier as possible. Because the amplifier is direct-coupled it must have a ground return path for the bias currents associated with the amplifier inputs at pins 2 and 29. If the ground return path is not inherent in the signal source (floating source) it must be provided externally. The ground return resistance ( $R_{GR}$ ) should be kept as low as practical. An upper limit of approximately 50M $\Omega$  is established by the input bias currents of the amplifier and its common-mode voltage.




FIGURE 2. Power Supply and Ground Connections.

## SIGNAL CONNECTIONS

Basic signal connections are shown in Figure 3. The connection to pin 14 completes the difference amplifier of  $A_1$  (see Figure 1). The 3 to 8 jumper connects the output stage. The pin 9 connection provides a divide-by-two attenuator for the  $A_2$  stage. This is necessary to limit the signal on the output stage switches to maintain signal linearity. The pin 11, 12 and 13 connections to pin 10 close the feedback loop around  $A_4$ .




FIGURE 3. Basic Signal Connections.

In the equation shown in Figure 3,  $G_1$  is the input stage gain and  $G_2$  is the output stage gain. CMRR is the

common-mode rejection ratio [CMR (in dB) = 20 log CMRR (in V/V)]. Common-mode voltage shown as  $E_{CM}$  is actually the average of the two voltages appearing at the two inputs (pins 29 and 2) with respect to pin 15 ( $V_1$  and  $V_2$ ).

## GAIN SETTING

Gain is determined by a 4-bit digital word applied to the input  $D_0$  through  $D_3$  (see Figure 1). Pin 19 provides a latch function for the inputs. When pin 19 is a logic 0, changes on the  $D_0$  through  $D_3$  inputs are inhibited. Pin 19 should be at +5V if the latch is not used.

A gain state truth table is shown in Table 1. Gains are determined by the resistor networks shown in Figure 1. For the state  $D_3, D_2 = 0, 0$ , the input stage gain is a function of the gain setting resistor  $R_G$  connected between pins 26 and 27. If gains of 1, 2 and 4 are desired, no connection should be made to pins 26 and 27 and the resistance across these pins should be kept high with respect to 40k $\Omega$  (> 400M $\Omega$ ).

Gain accuracy is established by laser-trimming the thin-film resistor networks during assembly. No external, user trimming is required.

## OUTPUT OFFSET

Output offset may be varied by either of two methods shown in Figure 4. Sources at pin 9 and pin 14 apply voltages to the noninverting inputs of  $A_2$  and  $A_1$  respectively (see Figure 1). Since the output stage gain occurs after these points, the output voltage bias established with  $V_{R1}$  and  $V_{R2}$  will vary with the output gain,  $G_2$ . Sources connected at pins 9 and 14 must have resistances low with respect to 10k $\Omega$  in order not to disturb gain accuracy and common-mode rejection.




FIGURE 4. Output Offsetting.

## LOW-PASS FILTER

For low frequency signals, system performance may be improved by reducing noise bandwidth in the amplifier. This may be accomplished with the addition of one or two external capacitors as shown in Figure 5.  $C_2$  is connected to a 10k/10k attenuator and  $C_1$  is connected as a feedback element across  $A_4$  (see Figures 1 and 5). The transfer function is:

$$\frac{V_o}{V_{in}} = \left[ \frac{10 \times 10^7}{100 \times 10^6 S (C_2 + 330 \times 10^{-12}) + 20 \times 10^3} \right] \left[ 1 + \frac{10 \times 10^7}{10 \times 10^7 R_1 S C_1 + R_1} \right]$$

TABLE I. Gain State Truth Table.

Digital Inputs (G <sub>1</sub> ) (G <sub>2</sub> )				G <sub>1</sub> (A <sub>1</sub> and A <sub>2</sub> ) (Pins 2 & 29 to 3)	G <sub>2</sub> (A <sub>4</sub> ) (Pin 8 to Pin 10)	G <sub>1</sub> · G <sub>2</sub> (R <sub>c</sub> * = ∞)	G <sub>1</sub> · G <sub>2</sub> (R <sub>c</sub> * ≠ ∞)
D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>				
0	0	0	0	1 + 40k R <sub>c</sub>	1	1	1(1 + 40k R <sub>c</sub> )
0	0	0	1		2	2	2(1 + 40k R <sub>c</sub> )
0	0	1	0		4	4	4(1 + 40k R <sub>c</sub> )
0	0	1	1		4	4	4(1 + 40k R <sub>c</sub> )
0	1	0	0	4	1	4	4
0	1	0	1		2	8	8
0	1	1	0		4	16	16
0	1	1	1		4	16	16
1	0	0	0	32	1	32	32
1	0	0	1		2	64	64
1	0	1	0		4	128	128
1	0	1	1		4	128	128
1	1	0	0	256	1	256	256
1	1	0	1		2	512	512
1	1	1	0		4	1024	1024
1	1	1	1		4	1024	1024

\*R<sub>c</sub> connected between pins 26 and 27.

The first term is a first order filter. The second term is more complex. R<sub>1</sub> varies with the output stage gain -1.4k for G<sub>2</sub> = 4 (see Figure 1). The "1 + ..." nature of the transfer function prevents a true first order filter rolloff.

For most applications, the first order low-pass filter obtained by C<sub>2</sub> provides sufficient filtering. The value C<sub>2</sub> required for a desired cutoff frequency (f<sub>2</sub> in Hz) is obtained by the equation shown in Figure 5.




FIGURE 5. Low-Pass Filter Connections.

### LARGER OUTPUT CURRENT

The output current rating of the 3606 is a minimum of ±5mA. The linearity of the gain is affected by output current. See Typical Performance Curves. Optimum linearity is achieved with I<sub>o</sub> ≤ 1mA, I<sub>o</sub> ≤ 5mA is acceptable. Above 5mA it may be desirable to use a power or current booster as shown in Figure 6. Burr-




FIGURE 6. Output Current Booster.

Brown's 3329 will provide ±100mA output while Burr-Brown's 3553 will supply ±200mA. When either booster is placed inside the feedback loop as shown, the booster's offset voltage produces no significant errors since it is divided by the open-loop gain of the output stage.

### GUARD DRIVE CONNECTIONS

Use of the guard drive connection shown in Figure 7 can improve system common-mode rejection when the distributed capacitance of the input lines is significant. The




FIGURE 7. Guard Drive Connections.

common-mode voltage which appears on the input lines and on pins 29 and 2 is computed by the 3606 [(V<sub>1</sub> + V<sub>2</sub>) / 2] and appears at pin 28. It is then fed back to the shield so that the voltage across the distributed capacitances is minimized. This reduces the common-mode current and improves common-mode rejection. The operational amplifier in the voltage follower configuration is used to supply more current than can be obtained from the 20k resistors connected internally to pin 28 (see Figure 1).

### OFFSET TRIM

Offset voltages of the 3606 are reduced by laser-trimming during assembly. This reduces the initial offset voltage and the offset voltage change with gain change to levels that are acceptable for most applications. For more critical applications the offset voltages can be externally



nulled to zero. The following steps should be followed (see Figure 8).




FIGURE 8. Optional Offset Trim.

1. Adjust both  $R_1$  and  $R_2$  to mid-range.
2. Set the gain to minimum (1V/V).
3. Adjust  $R_1$  to make  $V_{OUT}$  equal zero.
4. Set the gain to maximum (1024V/V).
5. Adjust  $R_2$  to make  $V_{OUT}$  equal zero.

By using this technique, the change in output offset voltage caused by a gain change of 1V/V to 1024V/V may be reduced to, typically 1mV instead of 10mV with no external trimming. Trimming may cause the offset voltage drift vs temperature to increase slightly.

## APPLICATIONS

A typical application of 3606 in a microcomputer based data acquisition system is shown in the block diagram below.

The purpose of this system is to be able to acquire data from a specific analog input channel, suitably condition it (amplify it and convert it to digital form) and store it or transmit it for further processing.

Initially the Microcomputer loads the RAM (random access memory) with the required coding for various desired gains via Data Bus. The coding associates the gain state truth table for 3606 with corresponding address locations in the computer memory. So when the computer puts out an instruction to multiplex a specific analog input channel through the multiplexer via the Address Bus, the RAM also receives the same address information and puts out corresponding gain code to the PGIA 3606. The 3606 amplifies the multiplexed signal by the programmed gain value, and outputs it to S/H (sample and hold). The S/H holds the output value when it receives the control signal from the computer and the A/D converts it and outputs it to the computer via the Data Bus under computer control.

The PGIA 3606 allows the system user to modify and reprogram gain values for different analog input channels merely by changing the software computer program. Since different dedicated instruments are not required for various input channels, the PGIA also saves space and overall system costs.




FIGURE 9. Use of 3606 in Data Acquisition System.



**3627**

## **High Accuracy Unity-Gain DIFFERENTIAL AMPLIFIER**

### **FEATURES**

- **LOW COST**
- **EASY TO USE**
- **COMPLETELY SELF-CONTAINED**
- **HIGH ACCURACY**
  - Gain Error, 0.005%
  - Nonlinearity, 0.0005%
  - CMR, 106dB
- **NO TRIMMING REQUIRED**

### **DESCRIPTION**

The 3627 is a high accuracy committed-gain differential amplifier. It consists of a high quality monolithic operation amplifier, a low drift thin-film resistor network and laser-trimmed offset circuitry - all inside a single integrated circuit package.

The fact that the 3627 is completely self-contained in a TO-99 package has several user benefits:

The total performance is guaranteed as a single component.

No gain adjustments are required.

No offset trimming is required.

The whole circuit, including the gain setting resistors and offset trim circuitry, is protected by the environmentally rugged hermetically sealed package.

The total amplifier function is very small in size (0.108 square inches of area and 0.025 cubic inches of volume).

The 3627 is offered in two grades; the 3627AM and the 3627BM. They differ only in common-mode rejection (94dB typ. vs 106dB typ.) and offset voltage drift ( $15\mu\text{V}/^\circ\text{C}$  typ. vs  $10\mu\text{V}/^\circ\text{C}$  typ.)

The 3627 offers excellent total performance with no fuss and a very-low total installed cost.

# SPECIFICATIONS

## ELECTRICAL


Specifications at  $T_A = +25^\circ\text{C}$  and  $\pm 15\text{VDC}$  power supply unless otherwise noted.

MODELS	3627AM	3627BM
<b>GAIN</b>		
Gain Equation	$G = 1V/V(1)$	
Gain Error	$\pm 0.01\%$ , max ( $\pm 0.005\%$ typ)	
Gain Nonlinearity(2)	$\pm 0.001\%$ , max ( $\pm 0.0005\%$ typ)	
Gain Temp. Coefficient, max	$\pm 0.0005\%/^\circ\text{C}$ (5ppm/ $^\circ\text{C}$ )	
Gain Temp. Coefficient, typ	$\pm 0.0002\%/^\circ\text{C}$ (2ppm/ $^\circ\text{C}$ )	
<b>OUTPUT</b>		
Rated Output, min	$\pm 10\text{V}$ at $\pm 5\text{mA}$	
Rated Output, typ	$\pm 12\text{V}$ at $\pm 10\text{mA}$	
Output Impedance	$0.01\Omega$	
<b>INPUT</b>		
Input Impedance		
Differential	50k $\Omega$	
Common-mode	50k $\Omega$	
Input Voltage Range		
Differential	$\pm 20\text{V}$	
Common-mode	$\pm 20\text{V}$	
Common-mode Rejection, DC to 60Hz		
CMR, at $25^\circ\text{C}$	90dB, min (94dB, typ)	100dB, min (106dB, typ)
CMR, $-25^\circ\text{C}$ to $+85^\circ\text{C}$	80dB, min (90dB, typ)	86dB, min (94dB, typ)
<b>OFFSET AND NOISE</b>		
Offset Voltage, RTO(4)(5)		
at $25^\circ\text{C}$	250 $\mu\text{V}$ , max (100 $\mu\text{V}$ , typ)	
vs Temperature, $\mu\text{V}/^\circ\text{C}$	30, max (15, typ)	20, max (10, typ)
vs Supply	20 $\mu\text{V}/\text{V}$	
vs Time	20 $\mu\text{V}/\text{mo}$	
Noise Voltage, RTO(4)(6)		
0.01Hz to 10Hz	2 $\mu\text{V}$ , p-p	
10Hz to 100Hz	1.5 $\mu\text{V}$ , rms	
<b>DYNAMIC RESPONSE</b>		
Small Signal, $\pm 1\%$ Flatness	5kHz min (8kHz, typ)	
Small Signal, $\pm 3\text{dB}$ Flatness	0.8MHz min (1.2MHz, typ)	
Full Power Bandwidth	14kHz min (18kHz, typ)	
Slew Rate	0.6V/ $\mu\text{sec}$ min (1V/ $\mu\text{sec}$ , typ)	
Settling Time, 0.1% ( $\pm 10\text{mV}$ )	20 $\mu\text{sec}$	
Settling Time, 0.01% ( $\pm 1\text{mV}$ )	50 $\mu\text{sec}$	
<b>POWER SUPPLY</b>		
Rated Voltage	$\pm 15\text{VDC}$	
Voltage Range	$\pm 5\text{VDC}$ to $\pm 18\text{VDC}$	
Quiescent Supply Current	$\pm 2\text{mA}$	
<b>TEMPERATURE RANGE</b>		
Specifications, min	$-25^\circ\text{C}$ to $+85^\circ\text{C}$	
Operation	$-55^\circ\text{C}$ to $+125^\circ\text{C}$	
Storage	$-65^\circ\text{C}$ to $+150^\circ\text{C}$	

### NOTES:

1. Connected as unity-gain amplifier. Several other configurations are possible. See the figures in Discussion and Typical Applications.
2. Nonlinearity is the maximum peak deviation from the best straightline as a percent of full scale peak-to-peak output.
3. With zero source impedance unbalance.
4. Referred to output in unity-gain difference configuration. Note that this circuit has a gain of 2 for the operational amplifiers offset voltage and noise voltage.
5. Includes effects of amplifiers' input bias currents.
6. Includes effects of amplifiers' input current noise.

## MECHANICAL TO-99




NOTE  
Leads in true position within  $0.10^\circ$   
(.25mm) R @ MMC at seating plane

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.165	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	-	12.7	-
L	.110	.160	2.79	4.06
M	45 $^\circ$ BASIC		45 $^\circ$ BASIC	
N	.095	.105	2.41	2.67

Pin material and plating composition conform to method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).


## CONNECTION DIAGRAM



See Figure 1 for circuit diagram.



# ISOLATION AMPLIFIERS



## WHAT IS AN ISOLATION AMPLIFIER?

An isolation amplifier is a device with the primary function of providing ohmic isolation (break the ohmic continuity of electrical signal) between the input signal/circuitry and the output of the amplifiers. It usually consists of an input operational amplifier or instrumentation amplifier followed by a unity-gain isolation stage. The sole purpose of the unity-gain isolation stage is to completely isolate the input from the output of the device. Ideally, the ohmic continuity of the input signal is broken (at the isolation barrier) yet accurate signal transfer without any attenuation is achieved across the unity-gain isolation stage. An important feature of an isolation amplifier is that it has a completely floating input which helps eliminate cumbersome connections to source ground in several applications.

Figures 1 and 2 show typical isolation amplifier applications. The isolation-mode voltage  $V_{iso}$  is the voltage which exists across the isolation barrier. The contribution of the output referred error caused by  $V_{iso}$  is  $(V_{iso}/IMRR) \times \text{Gain}$  where IMRR is the Isolation Mode Rejection Ratio.  $V_{sig}$  is the differential input signal and  $V_{cm}$  is the common-mode voltage. The "Leakage Current" is the current which flows across the isolation barrier with some specified isolation voltage applied between the input and the output.

## CHARACTERISTICS OF ISOLATION AMPLIFIERS

The following is a discussion of some of the characteristics and terms unique to isolation amplifiers.

**Common-mode Voltage and Isolation Voltage** - Some manufacturers (other than Burr-Brown) treat common-mode voltage and isolation voltages synonymously in describing the use and/or specifications of isolation amplifiers. It is important to understand the significance of these terms and the difference between them.

When the input common is grounded, the input signal  $V_d$  (see Figure 1) can be floated by the amount  $V_{cm}$  above the input ground.  $V_{cm}$  is the common-

mode voltage (CMV) and is generally  $\pm 10V$ , limited by the CMV rating of the input stage amplifier. In applications involving higher systems common-mode voltages, input common terminal is not grounded and the common-mode voltages are referenced across the isolation barrier to the output common terminal.




FIGURE 1. Typical Isolation Amplifier, Current (Input) Mode.




FIGURE 2. Typical Isolation Amplifier, Voltage (Input) Mode.

The isolation voltage  $V_{iso}$  as shown in Figure 1 is the potential difference between the input common and the output common terminals. The isolation voltage rating describes the amount of voltage that the isolation barrier can withstand without breakdown. This feature of the isolation amplifier allows two distinct ground connections to be made when necessary. It allows the isolation amplifier to be used in applications involving very-high common-mode voltages and in applications of breaking ground loops.

Many applications involve a large "system common-mode voltage." In such applications, the isolation amplifier's input common terminal is not connected to any ground but the output common terminal is connected to the system ground. In such a case, the term  $V_{cm}$  shown in Figures 1 and 2 becomes negligible and  $V_{iso}$  determines the safe limit for the system common-mode voltage. In this manner, the isolation amplifier can accommodate common-mode voltages of 2000V or more.

Common-mode Rejection and Isolation Rejection - Isolation-mode rejection (IMR) is another term which some other manufacturers refer to as common-mode rejection (CMR). The above discussion on the common-mode voltage and isolation voltage helps recognize the difference between CMR and the IMR. The CMR is the measure of the input stage amplifier's ability to reject common-mode input signals (common-mode with reference to the output common) while transmitting the differential signal across the isolation barrier. The isolation-mode rejection ratio (IMRR) is defined by the equation shown in Figures 1 and 2. Thus, understanding the IMR capability of isolation amplifiers allows their meaningful use in applications requiring very high common-mode rejection ratios such as 100dB to 140dB.

Isolation Voltage Ratings, Test Voltage - It is important to understand the significance of the continuous derated isolation voltage specification and its relationship to the actual test voltage applied to the unit. Since a "continuous" test is impractical in a product manufacturing situation (implies infinite test duration) it is generally accepted practice to perform a production test at a higher voltage (higher than the continuous rating) for some shorter length of time.

The important consideration is then "what is the relationship between actual test conditions and the continuous derated minimum specification?" There are several rules of thumb used throughout the industry to establish this relationship. For most isolation amplifiers, Burr-Brown has chosen a very conservative one:  $V_{\text{test}} = (2 \times V_{\text{continuous rating}}) + 1000\text{V}$ . This relationship is appropriate for conditions where the system transient voltages are not well defined.\* Where the real voltages are well defined or where the isolation voltage is not continuous the user may choose to use a less conservative derating to establish a specification from the test voltage.

## APPLICATIONS OF ISOLATION AMPLIFIERS

When one or more of the following conditions/requirements are present in an application, an isolation amplifier would generally be the right choice as a signal conditioning device:

- When ohmic isolation between the signal source and the output is a requirement (isolation impedance between the input and the output  $> 10\text{M}\Omega$ ).
- When excellent common-mode noise and voltage rejection is a requirement ( $\text{CMR} > 100\text{dB}$ ).
- When it is necessary to process signals in the presence of, or riding on, high common-mode voltages ( $\text{CMV} \geq 10\text{V}$ ).

In general, most applications can be broadly categorized into the following four types:

- Amplifying and measuring low level signals in the presence of high common-mode voltages.
- Breaking ground loops and/or eliminating source ground connections. The isolation amplifier provides full floating input, eliminating the need for connections to source ground, and thus allows two-wire hook-up to the signal sources.
- Providing an interface between medical patient monitoring equipment and the transducer/devices which may be in physical contact with the patients. Such applications require high isolation voltage levels and very-low leakage currents.
- Providing isolation protection to electronic instruments/equipment. Large common-mode voltages occasionally cause hazardous electronic faults. Low leakage currents and high isolation voltage capability of isolation amplifiers help protect instruments against damage caused by such faults.

Isolation amplifier performance requirements vary significantly, depending on the type of requirement. In applications where bandwidth and speed of response are more important than gain accuracy and linearity, the optically-coupled amplifiers will be the best choice. For applications where gain accuracy and linearity are key parameters, Burr-Brown's family of transformer-coupled amplifiers are the suitable choice.

\*Reference National Electrical Manufacturers Association (NEMA) Standards Parts ICS 1-109 and ICS 1-111.

# SELECTION GUIDE

TRANSFORMER COUPLED AMPLIFIERS																			
Description	Model	Isolation Voltage (V)		Isolation Mode Rejection, min.		Leakage Current at Test		Isolation Impedance			Gain Nonlinearity		Voltage Drift, max (±μV/°C)	Bias Current, max	±3dB Freq. (kHz)	External Isolation Power Required	Temp. Range °C	Package	Page
		Continuous, peak	Pulse/Test, peak	DC (dB)	60Hz (dB)	Voltage (μA)	10 <sup>12</sup>	16	max (%)	typ. (%)	±0.005	±0.0015							
Low Drift <sup>(2)</sup>	3450	+500	+2000	160	120	1	10 <sup>12</sup>	16	+0.005	±0.0015	100	50nA	1.5	No	Com	Module		3-19	
Low Bias FET	3451	+500	+2000	160	120	1	10 <sup>12</sup>	16	+0.025	±0.005	100	25pA	2.5	No	Com	Module		3-19	
	3452	+2000	+5000	160	120	1	10 <sup>12</sup>	16	+0.025	±0.005	100	10pA	2.5	No <sup>(4)</sup>	Com	Module		3-19	
	3455	+2000	+5000	160	120	1	10 <sup>12</sup>	16	+0.025	±0.005	100	20pA	2.5	No <sup>(4)</sup>	Com	Module		3-19	
Highest Isolation Voltage	3656AG	+3500	+8000	160	125	0.5	10 <sup>12</sup>	6	+0.1	±0.03	25 + (500/G <sub>i</sub> )	100nA	30	No	Ind	DIP		3-29	
	3656BG	+3500	+8000	160	125	0.5	10 <sup>12</sup>	6	+0.05	±0.03	5 + (1000/G <sub>i</sub> )	100nA	30	No	Ind	DIP		3-29	
	3656HG	+3500	+8000	160	125	0.5	10 <sup>12</sup>	6	±0.15	±0.03	200 + (1000/G <sub>i</sub> )	100nA	30	No	Com	DIP		3-29	
	3656JG	+3500	+8000	160	125	0.5	10 <sup>12</sup>	6	+0.1	±0.03	50 + (750/G <sub>i</sub> )	100nA	30	No	Com	DIP		3-29	
	3656KG	+3500	+8000	160	125	0.5	10 <sup>12</sup>	6	+0.1	±0.03	10 + (350/G <sub>i</sub> )	100nA	30	No	Com	DIP		3-29	
OPTICALLY COUPLED AMPLIFIERS																			
Balanced Current Input	3650HG	+2000	+5000	140	120	0.25 <sup>(5)</sup>	10 <sup>12</sup>	1.8	+0.2	±0.05	25	10nA	15	Yes <sup>(6)</sup>	Ind	DIP		3-21	
	3650JG	+2000	+5000	140	120	0.25 <sup>(5)</sup>	10 <sup>12</sup>	1.8	+0.1	±0.03	10	10nA	15	Yes <sup>(6)</sup>	Ind	DIP		3-21	
	3650KG	+2000	+5000	140	120	0.25 <sup>(5)</sup>	10 <sup>12</sup>	1.8	+0.05	±0.02	5	10nA	15	Yes <sup>(6)</sup>	Ind	DIP		3-21	
	3650MG	+2000	+5000	140	120	0.25 <sup>(5)</sup>	10 <sup>12</sup>	1.8	+0.2	±0.05	100	10nA	15	Yes <sup>(6)</sup>	Ind	DIP		3-21	
Balanced FET Input	3652HG	+2000	+5000	140	120	0.25 <sup>(5)</sup>	10 <sup>12</sup>	1.8	+0.2	±0.05	50	50nA	15	Yes	Ind	DIP		3-21	
	3652JG	+2000	+5000	140	120	0.25 <sup>(5)</sup>	10 <sup>12</sup>	1.8	+0.1	±0.05	25	50nA	15	Yes	Ind	DIP		3-21	
	3652MG	+2000	+5000	140	120	0.25 <sup>(5)</sup>	10 <sup>12</sup>	1.8	+0.2	±0.05	100	50nA	15	Yes	Ind	DIP		3-21	
Low Drift Wide Bandwidth	ISO100AP	750	2500	146 <sup>(6)</sup>	108 <sup>(6)</sup>	0.3	10 <sup>12</sup>	2.5	0.4	0.1	10 <sup>(6)</sup>	10nA	60	Yes	Ind	DIP		3-6	
	ISO100BP	750	2500	146 <sup>(6)</sup>	108 <sup>(6)</sup>	0.3	10 <sup>12</sup>	2.5	0.1	0.01	4 <sup>(6)</sup>	10nA	60	Yes	Ind	DIP		3-6	
	ISO100CP	750	2500	146 <sup>(6)</sup>	108 <sup>(6)</sup>	0.3	10 <sup>12</sup>	2.5	0.07	0.02	4 <sup>(6)</sup>	10nA	60	Yes	Ind	DIP		3-6	

NOTES: (1) Com = 0°C to +70°C; Ind = -25°C to +85°C. (2) Bipolar. (3) Isolation voltage tested at 2500V, rms, 60Hz; leakage current tested for 2μA max at 240V, rms, 60Hz. (4) ±15V at ±15mA isolated power available to power external circuitry. (5) At 240V/60Hz. (6) R<sub>in</sub> = 10k, Gain = 100.



# GLOSSARY OF TERMS & DEFINITIONS

## Isolation Amplifiers

### ISOLATION AMPLIFIER

A device which provides ohmic isolation (breaks ohmic continuity of an electric signal) between the input and the output of the device. Method of coupling may be thermal, magnetic, optical, or any means other than direct ohmic coupling. Such a device allows the input circuit to be referenced separately and independent of the output circuitry.

### ISOLATION BARRIER

A barrier or region between the input and the output stage of an isolation amplifier, where the signal transfer is achieved between the input and the output.

### ISOLATION IMPEDANCE

The effective impedance between the input common terminal and the output common terminal. It is the impedance of the isolation barrier. (It is usually specified as a typical parameter. Leakage current is related to isolation impedance and is usually specified with a maximum limit.)

### ISOLATION-MODE REJECTION (IMR)

The IMR is the measure of an isolation amplifier's ability to reject common-mode input signals (common-mode with reference to the output common), while transmitting the differential signal across the isolation

barrier. It is the voltage or current that must be applied to the input to force the output to zero when  $V_{iso}$  is present.

For voltage input mode:

$$IMRR = \frac{V_o \text{ error ISO}/G}{V_{iso}} \text{ with } V_o = 0$$

For current input mode:

$$IMRR = \frac{I_o \text{ error ISO}}{V_{iso}} \text{ with } V_o = 0 (I_o = 0)$$

### ISOLATION VOLTAGE

The potential difference between the input stage common and output stage common terminals of an isolation amplifier.

### ISOLATION VOLTAGE RATING

The amount of voltage that can be impressed between the input common and the output common terminals (across the isolation barrier) without resulting in breakdown.

### LEAKAGE CURRENT

The current that flows between the input common terminal and the output common terminal (across the isolation barrier) with a specified voltage applied across it. (It is usually 100% tested and specified with a maximum limit.)



# ISO100

## Miniature Low Drift - Wide Bandwidth ISOLATION AMPLIFIER

### FEATURES

- EASY TO USE, SIMILAR TO AN OP AMP
  - $V_{OUT}/I_{IN} = R_F$ , Current Input
  - $V_{OUT}/V_{IN} = R_F/R_{IN}$ , Voltage Input
- 100% TESTED FOR BREAKDOWN  
750V Continuous Isolation Voltage
- ULTRA-LOW LEAKAGE, 0.3 $\mu$ A, max, at 240V/60Hz
- WIDE BANDWIDTH, 60kHz
- LOW COST
- 18-PIN DIP PACKAGE

### DESCRIPTION

The ISO100 is a miniature low cost optically-coupled isolation amplifier. High accuracy, linearity, and time-temperature stability are achieved by coupling light from an LED back to the input (negative feedback) as well as forward to the output. Optical components are carefully matched and the amplifier is actively laser-trimmed to assure excellent tracking and low offset errors.


The circuit acts as a current-to-voltage converter with a minimum of 750V (2500V test) between input and output terminals. It also effectively breaks the galvanic connection between input and output commons as indicated by the ultra-low 60Hz leakage current of 0.3 $\mu$ A at 240V. Voltage input operation is easily achieved by using one external resistor.

Versatility along with outstanding DC and AC performance provide excellent solutions to a variety of challenging isolation problems. For example, the ISO100 is capable of operating in many modes, including: noninverting (unipolar and bipolar) and inverting (unipolar and bipolar) configurations. Two precision current sources are provided to accomplish bipolar operation. Since these are not required for unipolar operation, they are available for external use (see Applications section).

### APPLICATIONS

- INDUSTRIAL PROCESS CONTROL
  - Transducer sensing (thermocouple, RTD, pressure bridges)
  - 4mA to 20mA loops
  - Motor and SCR control
  - Ground loop elimination
- BIOMEDICAL MEASUREMENTS
- TEST EQUIPMENT
- DATA ACQUISITION

Designs using the ISO100 are easily accomplished with relatively few external components. Since  $V_{OUT}$  of the ISO100 is simply  $I_{IN}R_{OUT}$ , gains can be changed by altering one resistor value. In addition, the ISO100 has sufficient bandwidth (DC to 60kHz) to amplify most industrial and test equipment signals.



# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$  and  $\pm V_{CC} = 15\text{VDC}$  unless otherwise noted.

PARAMETER	CONDITIONS	ISO100AP			ISO100BP			ISO100CP			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>ISOLATION</b>											
Voltage, Rated Continuous, AC peak or DC <sup>(1)</sup>		750			*			*			V
Test Breakdown, DC	10sec.	2500			*			*			V
Rejection <sup>(2)</sup> DC			5		*			*			pA/V
	$R_{IN} = 10\text{k}\Omega$ , Gain = 100		146		*			*			dB
AC	60Hz, 480V, $R_F = 1\text{M}\Omega$		400		*			*			pA/V
	$R_{IN} = 10\text{k}\Omega$ , Gain = 100		108		*			*			dB
Impedance			$10^{12} \parallel 2.5$		*			*			$\Omega \parallel \text{pF}$
Leakage Current	240V, rms, 60Hz			0.3			*			*	$\mu\text{A}$ , rms
<b>OFFSET VOLTAGE (RTI)</b>											
Input Stage (VosI)				500			300			200	$\mu\text{V}$
Initial Offset				5			2			2	$\mu\text{V}/^\circ\text{C}$
vs Temperature				105			*		*	*	dB
vs Input Power Supplies					1		*		*	*	$\mu\text{V}/\text{kHr}$
vs Time											
Output Stage (Voso)				500			300			200	$\mu\text{V}$
Initial Offset				5			2			2	$\mu\text{V}/^\circ\text{C}$
vs Temperature				105			*		*	*	dB
vs Output Power Supplies					1		*		*	*	$\mu\text{V}/\text{kHr}$
vs Time											nA/V
Common-Mode Rejection Ratio <sup>(2)</sup>	60Hz, $R_F = 1\text{M}\Omega$ $R_{IN} = 10\text{k}\Omega$ , Gain = 100			3			*		*	*	dB
				90			*		*	*	V
Common-Mode Range		$\pm 10$					*		*	*	
<b>REFERENCE CURRENT SOURCES</b>											
Magnitude				10.5			12.5			*	$\mu\text{A}$
Nominal				12			300			150	ppm/ $^\circ\text{C}$
vs Temperature				0.3			3			*	nA/V
vs Power Supplies										*	
Matching				50			*		*	*	nA
Nominal				150			*		*	*	ppm/ $^\circ\text{C}$
vs Temperature				0.3			*		*	*	nA/V
vs Power Supplies							*		*	*	V
Compliance Voltage		-10		+15			*		*	*	$\Omega$
Output Resistance				$2 \times 10^9$			*		*	*	
<b>FREQUENCY RESPONSE</b>											
Small Signal Bandwidth	Gain = $1\text{V}/\mu\text{A}$			60			*		*	*	kHz
Full Power Bandwidth	Gain = $1\text{V}/\mu\text{A}$ , $V_O = \pm 10\text{V}$			5			*		*	*	kHz
Slew Rate		0.22		0.31			*		*	*	V/ $\mu\text{sec}$
Settling Time	0.1%			100			*		*	*	$\mu\text{sec}$
<b>TEMPERATURE RANGE</b>											
Specification		-25		+85			*		*	*	$^\circ\text{C}$
Operating		-40		+100			*		*	*	$^\circ\text{C}$
Storage		-55		+100			*		*	*	$^\circ\text{C}$
<b>UNIPOLAR OPERATION</b>											
<b>GENERAL PARAMETERS</b>											
Input Current Range				-20			-0.02		*	*	$\mu\text{A}$
Linear Operation				-1			+1		*	*	nA
Without Damage					0.1				*	*	$\Omega$
Input Impedance									*	*	V
Output Voltage Swing	$R_L = 2\text{k}\Omega$ , $R_F = 1\text{M}\Omega$	-10		0					*	*	$\Omega$
Output Impedance	DC, open-loop			1200					*	*	
<b>GAIN</b>											
Initial Error (Adjustable To Zero)	$V_O = R_F (I_{IN})$			2	5		1	2	1	2	% FS
vs Temperature				0.03	0.07		0.01	0.05	0.005	0.03	%/ $^\circ\text{C}$
vs Time				0.05							%/kHr
Nonlinearity <sup>(3)</sup>				0.1	0.4		0.03	0.1	0.02	0.07	%
<b>CURRENT NOISE</b>											
0.01Hz to 10Hz	$I_{IN} = 0.2\mu\text{A}$			20			*		*	*	pA, p-p
10Hz				1			*		*	*	pA/ $\sqrt{\text{Hz}}$
100Hz				0.7			*		*	*	pA/ $\sqrt{\text{Hz}}$
1kHz				0.65			*		*	*	pA/ $\sqrt{\text{Hz}}$
<b>INPUT OFFSET CURRENT (<math>I_{OS}</math>)</b>											
Initial Offset				1	10		*	*	*	*	nA
vs Temperature				0.05			*	*	*	*	nA/ $^\circ\text{C}$
vs Power Supplies				0.1			*	*	*	*	nA/V
vs Time				100			*	*	*	*	pA/kHr

# ELECTRICAL (CONT)


PARAMETER	CONDITIONS	ISO100AP			ISO100BP			ISO100CP			UNITS								
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX									
<b>POWER SUPPLIES</b>																			
Input Stage																			
Voltage (rated performance)	$I_{IN} = -0.02\mu A$ $I_{IN} = -20\mu A$	$\pm 7$	$\pm 15$	$\pm 18$	*	*	*	*	*	*	V								
Voltage (derated performance)			$\pm 1.1$								$\pm 2$	•	•	•	•	•	•	•	V
Supply Current			$+8, -1.1$								$+13, -2$	•	•	•	•	•	•	•	mA
Output Stage																			
Voltage (rated performance)	$V_O = 0$	$\pm 7$	$\pm 15$	$\pm 18$	*	*	*	*	*	*	V								
Voltage (derated performance)			$\pm 1.1$								$\pm 2$	•	•	•	•	•	•	V	
Supply Current			$\pm 1.1$								$\pm 2$	•	•	•	•	•	•	•	mA
Short Circuit Current Limit				$\pm 40$							mA								
<b>BIPOLAR OPERATION</b>																			
<b>GENERAL PARAMETERS</b>																			
Input Current Range																			
Linear Operation	$R_L = 2k\Omega, R_F = 1M\Omega$	$-10$		$+10$	•	•	•	•	•	•	$\mu A$								
Without Damage			$-1$	$+1$							•	•	•	•	•	•	•	mA	
Input Impedance			$0.1$								$\Omega$								
Output Voltage Swing		$-10$		$+10$							V								
Output Impedance			$1200$								$\Omega$								
<b>GAIN</b>																			
$V_O = R_F (I_{IN})$																			
Initial Error (Adjustable To Zero)																			
vs Temperature			$2$	$5$		$1$	$2$		$1$	$2$	% of FS								
vs Time			$0.03$	$0.07$		$0.01$	$0.05$		$0.005$	$0.03$	%/°C								
Nonlinearity (3)			$0.05$			•			•		%/kHr								
			$0.1$	$0.4$		$0.03$	$0.1$		$0.02$	$0.07$	%								
<b>CURRENT NOISE</b>																			
$I_{IN} = 0.2\mu A$																			
0.01Hz to 10Hz			$1.5$			•			•		nA, p-p								
10Hz			$17$			•			•		pA/ $\sqrt{Hz}$								
100Hz			$7$			•			•		pA/ $\sqrt{Hz}$								
1kHz			$6$			•			•		pA/ $\sqrt{Hz}$								
<b>INPUT OFFSET CURRENT (los, bipolar)(4)</b>																			
Initial Offset																			
vs Temperature		$40$	$200$		$20$	$70$		$10$	$35$		nA								
vs Power Supplies			$3$			$2$			$1$		nA/°C								
vs Time		$250$	$0.7$			•			•		nA/V								
											pA/kHr								
<b>POWER SUPPLIES</b>																			
Input Stage																			
Voltage (rated performance)	$I_{IN} = +10\mu A$ $I_{IN} = -10\mu A$	$\pm 7$	$\pm 15$	$\pm 18$	•	•	•	•	•	•	V								
Voltage (derated performance)			$+2, -1.1$								$+3, -2$	•	•	•	•	•	•	•	V
Supply Current			$+8, -1.1$								$+13, -2$	•	•	•	•	•	•	•	mA
Output Stage																			
Voltage (rated performance)	$V_O = 0$	$\pm 7$	$\pm 15$	$\pm 18$	•	•	•	•	•	•	V								
Voltage (derated performance)			$\pm 1.1$								$\pm 2$	•	•	•	•	•	•	•	V
Supply Current			$\pm 1.1$								$\pm 2$	•	•	•	•	•	•	•	mA
Short Circuit Current Limit				$\pm 40$							mA								

\* Same as ISO100AP.


**NOTES:**

- See Typical Performance Curves for temperature effects.
- See Theory of Operation section for definitions. For dB see Ex. 2, CM and HV errors.
- Nonlinearity is the peak deviation from a "best fit" straight line expressed as a percent of full scale output.
- Bipolar offset current includes effects of reference current mismatch and unipolar offset current.

## MECHANICAL



## PIN CONFIGURATION














## ABSOLUTE MAXIMUM RATINGS

Supply Voltages	±18V
Isolation Voltage	2500V
Input Current	±1mA
Storage Temperature Range	-55°C to +100°C
Lead Temperature - soldering 10 seconds	+300°C
Output Short-circuit Duration	Continuous to ground

## TYPICAL PERFORMANCE CURVES

( $T_A = +25^\circ\text{C}$ ,  $\pm V_{CC} = 15\text{VDC}$  unless otherwise noted)





NOTES:  
 $V_T$  and  $T_T$  approximate the threshold for the indicated gain shift. This is caused by the properties of the optical cavity.  
 $T_T \approx +65^\circ\text{C}$ ,  $V_T \approx 200\text{VDC}$ . Shift does not occur for AC voltages.  
 $V_{IM}$  = Isolation-mode Voltage  
 $V_T$  = Threshold Voltage  
 $T_T$  = Threshold Temperature

## THEORY OF OPERATION

The ISO100 is fundamentally a unity gain current amplifier intended to transfer small signals between electrical circuits separated by high voltages or different references. In most applications an output voltage is obtained by passing the output current through the feedback resistor ( $R_F$ ).

The ISO100 uses a single light emitting diode (LED) and a pair of photodiode detectors, coupled together, to isolate the output signal from the input.

Figure 1 shows a simplified diagram of the amplifier.  $I_{REF1}$  and  $I_{REF2}$  are required only for bipolar operation, to generate a midscale reference. The LED and photodiodes (D1 and D2) are arranged such that the same amount of light falls on each photodiode. Thus, the currents generated by the diodes match very closely. As a result, the transfer function depends upon optical match, rather than absolute performance. Laser-trimming of the components improves matching and enhances accuracy, while negative feedback improves linearity. Negative feedback around A1 occurs through the optical path formed by the LED and D1. The signal is transferred across the isolation barrier by the matched light path to D2.




FIGURE 1. Simplified Block Diagram of the ISO100.

The overall ISO amplifier is noninverting (a positive going input produces a positive going output).

## INSTALLATION AND OPERATING INSTRUCTIONS

### UNIPOLAR OPERATION

In Figure 1, assume a current,  $I_{IN}$ , flows out of the ISO100 ( $I_{IN}$  must be negative in unipolar operation). This causes the voltage at pin 15 to decrease. Because the amplifier is inverting, the output of A1 increases, driving current through the LED. As the LED light output increases, D1 responds by generating an increasing current. The current increases until the sum of the currents in and out of the input node (-Input to A1) is zero. At that point the negative feedback through D1 has stabilized the loop, and the current  $I_{D1}$  equals the input current plus the bias current. As a result no bias current flows in the source. Since D1 and D2 are matched ( $I_{D1} = I_{D2}$ ),  $I_{IN}$  is replicated at the output via D2. Thus, A1 functions as a unity-gain current amplifier, and A2 is a current-to-voltage converter, as described below.

Current produced by D2 must either flow into A2 or  $R_F$ . Since A2 is designed for low bias current ( $\approx 10\text{nA}$ ) almost all of the current flows through  $R_F$  to the output. The output voltage then becomes;

$$V_O = (I_{D2}) R_F = (I_{D1} \pm I_{OS}) R_F \approx (-I_{IN}) R_F = I_{IN} R_F, \quad (1)$$

where,  $I_{OS}$  is the difference between A1 and A2 bias currents. For input voltage operation  $I_{IN}$  can be replaced by a voltage source ( $V_{IN}$ ) and series resistor ( $R_{IN}$ ) since the summing node of the op amp is essentially at ground. Thus,  $I_{IN} = V_{IN}/R_{IN}$ .

Unipolar operation does have some constraints, however. In this mode the input current must be negative so as to produce a positive output voltage from A1 to turn the LED on. A current more negative than 20nA is necessary to keep the LED turned on and the loop stabilized. When this condition is not met the output may be indeterminate. Many sensors generate unidirectional signals, e.g., photoconductive and photodiode devices, as well as some applications of thermocouples. However, other applications do require bipolar operation of the ISO100.

## BIPOLAR OPERATION

To activate the bipolar mode, reference currents as shown in Figure 1, are attached to the input nodes of the op amps. The input stage stabilizes just as it did in unipolar operation. Assuming  $I_{IN} = 0$ , the photodiode has to supply all the  $I_{REF1}$  current. Again, due to symmetry,  $I_{D1} = I_{D2}$ . Since the two references are matched, the current generated by D2 will equal  $I_{REF2}$ . This results in no current flow in  $R_F$ , and the output voltage will be zero. When  $I_{IN}$  either adds or subtracts current from the input node, the current D1 will adjust to satisfy  $I_{D1} = I_{IN} + I_{REF1}$ . Because  $I_{REF1}$  equals  $I_{REF2}$  and  $I_{D1}$  equals  $I_{D2}$ , a current equal to  $I_{IN}$  will flow in  $R_F$ . The output voltage is then  $V_O = I_{IN}R_F$ . The range of allowable  $I_{IN}$  is limited. Positive  $I_{IN}$  can be as large as  $I_{REF1}$  ( $10.5\mu A$ , min). At this point, D1 supplies no current and the loop opens. Negative  $I_{IN}$  can be as large as that generated by D1 with maximum LED output (recommended  $10\mu A$ , max).

## DC ERRORS

Errors in the ISO100 take the form of offset currents and voltages plus their drifts with temperature. These are shown in Figure 2.




FIGURE 2. Circuit Model for DC Errors in the ISO100.

$A1$  and  $A2$ : are assumed to be ideal amplifiers.  
 $V_{OS0}$  and  $V_{OS1}$ : are the input offset voltages of the output and input stage, respectively.  $V_{OS0}$  appears directly at the output, but,  $V_{OS1}$  appears at the output as

$$V_{OS1} \frac{R_F}{R_{IN}}$$

see equation (2).

$I_{OS}$ : is the offset current. This is the current at the input necessary to make the output zero. It is equal to the combined effect of the difference between the bias currents of A1 and A2 and the matching errors in the optical components, in the unipolar mode.

$I_{REF1}$  and  $I_{REF2}$ : are the reference currents that, when connected to the inputs, enable bipolar operation. The two currents are trimmed, in the bipolar mode, to minimize the  $I_{OS \text{ bipolar}}$  error.

$I_{D1}$  and  $I_{D2}$ : are the currents generated by each photodiode in response to the light from the LED.

$A_e$ : is the gain error.  
 $A_e = | \text{Ideal gain} / \text{Actual gain} | - 1$

The output then becomes:

$$V_{OUT} = R_F \left[ \left( \frac{V_{IN} \pm V_{OS1}}{R_{IN}} - I_{REF1} \pm I_{OS} \right) (1 + A_e) + I_{REF2} \right] \pm V_{OS0} \quad (2)$$

The total input referred offset voltage of the ISO100 can be simplified in the unipolar case by assuming that  $A_e = 0$  and  $V_{IN} = 0$ :

$$V_{OUT} \approx R_F \left[ \frac{\pm V_{OS1}}{R_{IN}} \pm I_{OS \text{ unipolar}} \right] \pm V_{OS0} \quad (3)$$

This voltage is then referred back to the input by dividing by  $R_F/R_{IN}$ .

$$V_{OS(RTI)} = (\pm V_{OS1}) \pm R_{IN} (I_{OS \text{ unipolar}}) + V_{OS0} / (R_F/R_{IN}) \quad (4)$$

**Example 1:** (Refer to Figure 2 and Electrical Specifications Table)

Given:  $I_{OS \text{ bipolar}} = +35nA$   
 $R_{IN} = 100k\Omega$   
 $R_F = 1M\Omega$  (gain = 10)  
 $V_{OS1} = +200\mu V$   
 $V_{OS0} = +200\mu V$

Find: The total offset voltage error referred to the input and output when  $V_{IN} = 0V$ .

$$\begin{aligned} V_{OS \text{ total RTI}} &= \{ [\pm V_{OS1} \pm R_{IN} (I_{OS \text{ bipolar}}) - R_{IN} (I_{REF1})] \\ &\quad [1 + A_e] + R_{IN} I_{REF2} \} \pm V_{OS0} / (R_F/R_{IN}) \\ &= \{ [+200\mu V + 100k\Omega (35nA) - 100k\Omega (12.5\mu A)] \\ &\quad [1.02] + 100k\Omega (12.5\mu A) \} + \\ &\quad 200\mu V / (1M\Omega / 100k\Omega) \\ &= \{ [0.2mV + 3.5mV - 1.25V] \\ &\quad [1.02] + 1.25V \} + 0.02mV \\ &= -21.2mV \end{aligned}$$

$$\begin{aligned} V_{OS \text{ total RTO}} &= V_{OS \text{ total RTI}} \times R_F / R_{IN} \\ &= -21.2mV \times 10 \\ &= -212mV \end{aligned}$$

Note: This error is dominated by  $I_{OS \text{ bipolar}}$  and the reference current times the gain error (which appears as an offset). The error for unipolar operation is much lower. The error due to offset current can be zeroed using circuits shown in Figures 6 and 7. The gain error is adjusted by trimming either  $R_F$  or  $R_{IN}$ .

## COMMON-MODE AND HIGH VOLTAGE ERRORS

Figure 3 shows a model of the ISO100 that can be used to analyze common-mode and high voltage behavior.

### Definitions of CMR and IMR

$I_{OS}$  is defined as the input current required to make the ISO100's output zero. CMRR and IMRR in the ISO100 are expressed as conductances. CMRR defines the relationship between a change in the applied common-mode voltage ( $V_{CM}$ ) and the change in  $I_{OS}$  required to maintain the amplifier's output at zero:




FIGURE 3. High Voltage Error Model.

$$\text{CMRR (I-mode)} = \Delta I_{OS} / \Delta V_{CM} \text{ in nA/V} \quad (5)$$

$$\text{CMRR (V-mode)} = \left[ \frac{\Delta I_{OS}}{\Delta V_{CM}} \right] R_{IN} = \frac{\Delta V_{ERR CM}}{\Delta V_{CM}} \text{ in V/V} \quad (6)$$

IMRR defines the relationship between a change in the applied isolation mode voltage ( $V_{IM}$ ) and the change in  $I_{OS}$  required to maintain the amplifier's output at zero:

$$\text{IMRR (I-mode)} = \frac{\Delta I_{OS}}{\Delta V_{IM}} \text{ in pA/V} \quad (7)$$

$$\text{IMRR (V-mode)} = \left[ \frac{\Delta I_{OS}}{\Delta V_{IM}} \right] R_{IN} = \frac{\Delta V_{ERR IM}}{\Delta V_{IM}} \text{ in V/V} \quad (8)$$

CMRR & IMRR in V/V are a function of  $R_{IN}$ .

$V_{IM}$  is the voltage between input common and output common.

$V_{CM}$  is the common-mode voltage (noise that is present on both input lines, typically 60Hz).

$V_{ERR}$  is the equivalent error signal, applied in series with the input voltage, which produces an output error identical to that produced by application of  $V_{CM}$  and  $V_{IM}$ .

CMRR and IMRR are the common-mode and isolation-mode rejection ratios, respectively.

**TOTAL CAPACITANCE** ( $C_1$  and  $C_2$ ) is distributed along the isolation barrier. Most of the capacitance is coupled to low impedance or noncritical nodes and affects only the leakage current. Only a small capacitance ( $C_2$ ) couples to the input of the second stage, and contributes to IMRR.

**Example 2:** Refer to Figure 3 and Electrical Specification Table)

Given:  $V_{CM} = 1V_{AC}$  peak at 60Hz,  $V_{IM} = 200V_{DC}$ ,  
 CMRR = 3nA/V, IMRR = 5pA/V,  
 $R_{IN} = 100k\Omega$ ,  $R_F = 1M\Omega$   
 (Gain = 10)

Find: The error voltage referred to the input and output when  $V_{IN} = 0V$

$$\begin{aligned} V_{ERR RTI} &= (V_{CM})(\text{CMRR})(R_{IN}) + (V_{IM}) \\ &\quad (\text{IMRR})(R_{IN}) \\ &= 1V (3\text{nA/V})(100k\Omega) + 200V \\ &\quad (5\text{pA/V})(100k\Omega) \\ &= 0.3\text{mV} + 0.1\text{mV} \\ &= 0.4\text{mV} \end{aligned}$$

$$\begin{aligned} V_{ERR RTO} &= V_{ERR RTI} (R_F / R_{IN}) \\ &= 0.4\text{mV} (10) \\ &= 4\text{mV (with DC IMRR)} \end{aligned}$$

(Note: This error is dominated by the CMRR term)

For purposes of comparing CMRR and IMRR directly with dB specifications, the following calculations can be performed:

$$\begin{aligned} \text{CMRR in V/V} &= \text{CMRR (I-mode)}(R_{IN}) \\ &= 3\text{nA/V} (100k) = 0.3\text{mV/V} \end{aligned}$$

$$\text{CMR} = 20 \text{ LOG} (0.3\text{mV/V}) = -70\text{dB at } 60\text{Hz}$$

$$\text{IMRR in V/V} =$$

$$\text{IMRR (I-mode)}(R_{IN}) = 5\text{pA/V}(100k\Omega) = 0.5\mu\text{V/V}$$

$$\text{IMR} = 20 \text{ LOG} (0.5 \times 10^{-6}\text{V/V}) = -126\text{dB at DC}$$

### Example 3:

In Example 2,  $V_{IM}$  is an AC signal at 60Hz and

$$\text{IMRR} = \frac{400\text{pA}}{V}$$

$$\begin{aligned} V_{ERR RTI} &= V_{ERR CM} + V_{ERR IM} \\ &= 0.3\text{mV} + 200V (400\text{pA/V})(100k\Omega) \\ &= 8.3\text{mV} \end{aligned}$$

$$V_{ERR RTO} = 83\text{mV (with AC IMRR)}$$

### Example 4:

Given: Total error RTO from Examples 1 and 3 as 378mV worst case

Find: Percent error of +10V full scale output

$$\begin{aligned} \% \text{ Error} &= \frac{V_{ERR total}}{V_{FS}} \times 100 \\ &= \frac{378\text{mV}}{10V} \times 100 \\ &= 3.78\% \end{aligned}$$

## NOISE ERRORS

Noise errors in the unipolar mode are due primarily to the optical cavity. When the full 60kHz bandwidth is not needed, the output noise of the ISO100 can be limited by either a capacitor,  $C_F$ , in the feedback loop or by a low-pass filter following the output. This is shown in Figure 4. Noise in the bipolar mode is due primarily to the reference current sources, and can be reduced by the low-pass filters shown in Figure 5.




FIGURE 4. Two Circuit Techniques for Reducing Noise in the Unipolar Mode.






FIGURE 5. Circuit Technique for Reducing Noise from The Current Sources in the Bipolar-Mode.

### OPTIONAL ADJUSTMENTS

There are two major sources of offset error: offset voltage and offset current.  $V_{OS1}$  and  $V_{OS0}$  of the input and output amplifiers can be adjusted independently using external potentiometers. An example is shown in Figure 17. Note that  $V_{OS0}$  (500μV, max) appears directly at the output, but  $V_{OS1}$  appears at the output multiplied by gain ( $R_F/R_{IN}$ ). In general,  $V_{OS}$  is small compared to the effect of  $I_{OS}$  (see Example 1). To adjust for  $I_{OS}$  use a circuit




FIGURE 6. Adjusting the Unipolar Amplifier Errors at Zero Input.

which intentionally unbalances the offset in one direction and then allows for adjustment back to zero.

Figure 6 shows how to adjust unipolar errors at zero input. The unipolar amplifier can be used down to zero input if it is made to be "slightly bipolar." By sampling the reference current with  $R_5$  and  $R_6$  the minimum current required to keep the input stage in the linear region of operation can be established.  $R_7$  and  $R_8$  are adjusted to cancel the offset created in the input stage. This brings the output to zero, when the input is zero. Although the amplifier can now operate down to zero input voltage, it has only a small portion of the current drain and noise that the true bipolar configuration would have.

Adjusting the bipolar errors is illustrated in Figure 7. Each of the errors are adjusted in turn. With  $V_{IN} =$  "open,"  $I_{OS}$  is trimmed by adjusting  $R_{10}$  to make the output zero.  $R_G$  is then adjusted to trim the gain error. The effects of offset voltage are removed by adjusting  $R_{14}$ .




FIGURE 7. Adjusting the Bipolar Errors.

### BASIC CIRCUIT CONNECTIONS




FIGURE 8. Unipolar Noninverting.




FIGURE 9. Bipolar Noninverting.




FIGURE 10. Unipolar Inverting.




FIGURE 11. Bipolar Inverting.

## APPLICATION INFORMATION

The small size, low offset and drift, wide bandwidth, ultra-low leakage, and low cost, make the ISO100 ideal for a variety of isolation applications. The basic mode of operation of the ISO100 will be determined by the type of signal and application.

Major points to consider when designing circuits with the ISO100.

1. Input Common (pin 18) and -IN (pin 17) should be grounded through separate lines. The Input Common can carry a large DC current and may cause feedback to the signal input
2. Use shielded or twisted pair cable at the input, for long lines.

3. Care should be taken to minimize external capacitance across the isolation barrier.
4. The distance across the isolation barrier, between external components, and conductor patterns, should be maximized to reduce leakage and arcing.
5. Although not an absolute requirement, the use of conformally-coated printed circuit boards is recommended.
6. When in the unipolar mode, the reference currents (pins 8 and 16) must be terminated.  $I_{IN}$  should be greater than 20nA to keep internal LED on.
7. The noise contribution of the reference currents will cause the bipolar mode to be noisier than the unipolar mode.
8. The maximum output voltage swing is determined by  $I_{IN}$  and  $R_F$ .  

$$V_{SWING} = I_{IN,max} \times R_F$$
9. A capacitor (about 3pF) can be connected across  $R_F$  to compensate for peaking in the frequency response. The peaking is caused by the pole generated by  $R_F$  and the capacitance at the input of the output amplifier.

Figures 12 through 18 show applications of the ISO100.




FIGURE 12. Two-Port Isolation Photodiode Amplifier Unipolar.




FIGURE 13. Precision Bridge Isolation Amplifier (Unipolar).




FIGURE 14. Three-Port Isolation Thermocouple Amplifier (Bipolar).




FIGURE 15. Isolated Test Equipment Amplifier (Unipolar with Offsetting).




FIGURE 16. Isolated 4mA to 20mA Transmitter (Example of an isolated voltage controlled current source).




FIGURE 17. Four-Port Isolated Summing Amplifier (Unipolar).

## EMI SHIELD

### DESCRIPTION

The 100MS is an epoxy encapsulated electromagnetic/electrostatic interference (EMI) shield for use with circuits where sensitivity to EMI is critical. It was designed to attenuate EMI by converting electromagnetic field energy into heat that is absorbed by the shield and by shunting electrostatic fields to common. The 100MS may be used in applications to either confine or exclude EMI. Its cavity was designed for 28.45mm x 28.45mm x 7.24mm, 20-pin hybrid packages. The shields in the cover and base plate are in two separate halves to maintain the electrical isolation between the adjacent rows of pins of the module it encloses. Because of the spacing between the shield halves and the epoxy flow holes, the 100MS provides a partial, but adequate low reluctance path for electromagnetic flux. The 100MS is well suited for use with isolation modules such as the Burr-Brown 3656, 722, and 724.

### ASSEMBLY INSTRUCTIONS

Assemble the base plate to the module by pushing the pins of the module through the beveled holes in the base plate until the base plate and bottom of the module are in contact with each other. Place the cover over the module so the tabs are aligned and fit into the slots in the base plate. Bend the four wide shield soldering tabs protruding from the cover to make contact with the bare metal on the base plate. Solder these four tabs to insure the integrity of their connection to the base plate.

The 100MS and the module it contains are mounted and secured to a printed circuit board (PCB) by soldering the two narrow PCB solder tabs to the appropriate common. The PCB solder tab closest to the input side of the module should be soldered to the input common. The other tab should be soldered to

the output common. Figure 2 illustrates the assembly of the 100MS.




FIGURE 1. Cross-Sectional Side View of 100MS.




FIGURE 2. Assembly Diagram.

# SPECIFICATIONS

## ELECTRICAL - Specifications apply between solder tabs.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Isolation Voltage					VDC
Rated Continuous DC		3500			V <sub>rms</sub>
Rated Continuous AC		2000			VDC
Test	10 seconds	8000			VDC
Capacitance			5		pF
Resistance			10 <sup>10</sup>		Ω
Leakage Current	120V, 60Hz		0.23		μA

NOTE Temperature changes  $\Delta T/\Delta t$  greater than 1°C per minute below 0°C and long term storage above 100°C are not recommended

## MECHANICAL

NOTE  
 1 Enclosed module lead length minus 0.060" to 0.80" 1.52mm to 2.03mm  
 2 Pin diameter determined by enclosed module

Order Number: 100MS  
 Weight: 17.5 grams

Note 1  
 Note 2

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.320	1.380	33.53	35.05
B	1.320	1.380	33.53	35.05
C	.350	.450	8.89	11.43
D	.040	.060	1.02	1.52
H	.600	.700	15.24	17.78
J	.015	.025	0.38	0.64
L	1.180	1.280	29.97	32.51
N	.150	.250	3.81	6.35
P	.150	.250	3.81	6.35
R	.015	.055	0.38	1.40
T	.130	.230	3.30	5.84
S	.080	.080	1.52	2.03

# APPLICATIONS INFORMATION

## MULTIPLE DEVICE ORIENTATION

A typical application for the 100MS is shown in Figure 3. Using multiple devices within 30mm of each other can cause them to interact by forming beat frequency interference outputs. The 100MS can reduce this interference by as much as a factor of 200:1 depending on the distance between the devices and their relative orientation.

Minimum EMI results when the gaps of both shields are paralleled as in Figure 3a.





FIGURE 3. Orientation for Minimum EMI.



3450  
3451  
3452  
3455

## Precision Linear ISOLATION AMPLIFIERS

### FEATURES

- 2000V ISOLATION (3452)
- 160dB ISOLATION-MODE REJECTION
- DIFFERENTIAL INPUT
- 0.005% GUARANTEED GAIN LINEARITY (3450)
- $1\mu\text{V}/^\circ\text{C}$  INPUT VOLTAGE DRIFT(3450)
- 20pA INPUT BIAS CURRENT (3452)
- PRECISION WIRE-WOUND RESISTORS FOR LONG TERM STABILITY
- LOW INTERFERENCE PICKUP - PW MODULATION

### DESCRIPTION

The models 3450, 3451, and 3452 are operational amplifiers with the unique feature of having the output completely isolated from the input. This is accomplished by a high accuracy modulation/demodulation stage which isolates the input from the output by  $10^{12}\Omega$  in parallel with 12pF of coupling capacitance and provides gain linearity and stability far superior to that offered by ordinary isolation amplifiers.

These devices differ from other isolation amplifiers in several respects. They are true differential input operational amplifiers whereas other commercially available isolation amplifiers are simple unity-gain isolators or are capable of a few fixed gains. Thus


### APPLICATIONS

- GROUND-LOOP ELIMINATION
- OFF-GROUND SIGNAL MEASUREMENTS
- MEDICAL INSTRUMENTATION
- PATIENT MONITORING
- INDUSTRIAL PROCESS CONTROL
- DATA ACQUISITION
- HIGH VOLTAGE MEASUREMENTS
- FAULT PROTECTION

they can be connected in all of the common op amp feedback circuits such as summing, inverting, differentiating, etc.

The 3452 differs from the 3450 and 3451 in that it has higher isolation voltage (2000V vs 500V) and has isolated  $\pm 15\text{VDC}$  power available at the input.

The 3450 and 3451 differ from each other primarily in their input stage characteristics. The 3450 has a low drift ( $1\mu\text{V}/^\circ\text{C}$ ) bipolar transistor input stage while the 3451 has a low bias current (25pA) FET transistor input stage. The 3455 is identical to the 3452 except for additional isolation specifications more well suited for medical applications.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491


# SPECIFICATIONS

## ELECTRICAL

Typical at 25°C and ±15VDC unless otherwise noted.

MODEL	3450	3451	3452/3455 <sup>(1)</sup>	UNITS
<b>INPUT<sup>(2)</sup></b>				
Open-Loop Gain, min	94	88	94	dB
Input Offset Voltage at 25°C <sup>(3)</sup> , max	±0.55	±20	±0.30	mV
vs Temperature, max	±1.0	±50	±5.0	μV/°C
vs. Supply	±50	±50	±25	μV/V
vs. Time	±10		±100	μV/mo
Input Bias Current at 25°C, max	±50	-0.025	-0.02	nA
vs Temperature, max	±0.5	doubles/10°C		nA/°C
vs. Supply	±0.2	±0.001		nA/V
Input Offset Current at 25°C	±30, max	±0.002		nA
vs Temperature max	±0.3	doubles/10°C		nA/°C
vs. Supply	±0.1	±0.0005		nA/V
Input Impedance				Ω
Differential	107	1011		Ω
Common-mode <sup>(4)</sup>	5 x 10 <sup>9</sup>    10	10 <sup>11</sup>    10		Ω    pF
Input Noise				μV, p-p
Voltage, 0.01Hz to 10Hz	0.8	2	4	μV, p-p
10Hz to 1kHz	1.2	3	2	μV, rms
Current, 0.01Hz to 10Hz	30	0.3	0.3	pA, p-p
10Hz to 1kHz	50	0.6	0.6	pA, rms
Input Voltage Range				V
Common-mode <sup>(4)</sup> (operating), min		±10		V
Differential (w/o damage), min		±15		V
Common-mode Rejection <sup>(4)</sup> at 10V	100	80	90	dB
Isolated Power Available				V
Voltage	--	--	±15 +0, -10%	V
Current, max	--	--	±10	mA
Ripple at 100kHz	--	--	100	mV p-p
<b>ISOLATION</b>				
Gain (without trimming), max <sup>(3)</sup> 1V/V	±0.1	±0.5		%
vs Temperature, max	±10	±50		ppm/°C
Nonlinearity <sup>(5)</sup> at ±10V, max/typ	±0.005/±0.0015	±0.025/±0.005	±0.025/±0.005	%
Frequency Response, -3dB (see Fig. 9)	1.5	2.5		kHz
Settling Time				msec
to 0.01%		5		msec
to 0.1%		1		msec
Isolation Impedance <sup>(6)</sup>		10 <sup>12</sup>    16		Ω    pF
Isolation Leakage Current		2.5 <sup>(6)</sup>		μA
at 240V/60Hz, max				dB
Isolation-mode Rejection <sup>(6)</sup>		160		dB
DC, min		120		dB
60Hz, min				V, pk
Isolation Voltage <sup>(6)</sup>				V, pk <sup>(1)</sup>
Rated, continuous, min	±500	±2000		V, pk
Test Voltage <sup>(7)</sup>	±2000	±5000		V, pk <sup>(1)</sup>
<b>OUTPUT</b>				
Output Voltage, min		±10		V
Output Current, min		±5		mA
Output Impedance, DC		0.2		Ω
Output Noise				μV, p-p
0.01Hz to 10Hz		7		μV, rms
10Hz to 1kHz		25		μV, rms
Output Offset Voltage at 25°C <sup>(3)</sup> , max	±2	±5	±5	mV
vs Temperature, max		±100		μV/°C
vs. Supply		±500		μV/V
vs. Time		±100		μV/mo
Input Power Requirements				VDC
Voltage		±14 to ±16		VDC
Current, quiescent, max		+30/-5		mA
Current, full load, max		+35/-10	+55/-10	mA <sup>(8)</sup>
<b>TEMPERATURE RANGE</b>				
Specification		-25 to +85		°C
Storage		-55 to +125		°C
Operating		-25 to +85		°C

## MECHANICAL



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	2.250	2.310	57.15	58.57
B	3.480	3.510	87.63	89.15
C	.650	.710	16.51	18.03
D	.038	.042	0.97	1.07
G	.200 BASIC		5.08 BASIC	
H	.200	.300	5.08	7.62
J	.525 BASIC		13.34 BASIC	
K	.170	.350	4.32	8.89
L	2.700 BASIC		68.58 BASIC	
R	.350	.450	8.89	11.43
S	1.350 BASIC		34.29 BASIC	
U	.750 BASIC		19.05 BASIC	

MATERIAL: Black Plastic  
WEIGHT: 100g (3.5 oz.)  
MATING CONNECTOR: 4400MC

### NOTES:

- The 3455 is identical to the 3452 except for two additional specifications. Each unit is tested to withstand a 2500V, rms, 60Hz sine wave isolation voltage (Ref. Dielectric Withstand Voltage, paragraph 31.11 of UL544). Each unit is specified at a maximum leakage current of 2μA with 240V, rms, 60Hz isolation voltage (Ref. Leakage Current, paragraph 27.5 of UL544).
- For 3450 and 3451 current drawn from FDBK pin must be ≤ 5mA. For 3452 the sum of the current drawn from FDBK pin and either "-V/Bal" or "+V" pins (i.e., + or - isolated current) must be ≤ 11mA.
- Errors may be trimmed to zero.
- Common-mode parameters are measured at the +IN and -IN pins with respect to the I/P COM pin.
- Nonlinearity is specified to be the peak deviation from a best straightline expressed as a percent of peak-to-peak full scale output.
- Isolation-mode parameters are measured at the I/P COM pin with respect to the PWR COM pin and O/P COM pin.
- All units 100% tested for 1μA max leakage current at test voltage.
- Includes fully loaded input power.



## Optically-Coupled Linear ISOLATION AMPLIFIERS

### FEATURES

- **BALANCED INPUT**
- **LARGE COMMON-MODE VOLTAGES**  
 $\pm 2000V$  Continuous  
 140dB Rejection
- **ULTRA LOW LEAKAGE**  
 $0.35\mu A$  max at 240V/60Hz  
 1.8pF Leakage Capacitance
- **EXCELLENT GAIN ACCURACY**  
 0.05% Linearity  
 0.05%/1000Hours Stability
- **WIDE BANDWIDTH**  
 15kHz  $\pm 3dB$   
 1.2V/ $\mu$ sec Slew Rate


### APPLICATIONS

- **INDUSTRIAL PROCESS CONTROL**
- **DATA ACQUISITION**
- **INTERFACE ELEMENT**
- **BIOMEDICAL MEASUREMENTS**
- **PATIENT MONITORING**
- **TEST EQUIPMENT**
- **CURRENT SHUNT MEASUREMENT**
- **GROUND-LOOP ELIMINATION**
- **SCR CONTROLS**

### DESCRIPTION

The 3650 and 3652 are optically coupled integrated circuit isolation amplifiers. Prior to their introduction commercially available isolation amplifiers had been modular or rack mounted devices using transformer coupled modulation/demodulation techniques. Compared to these earlier isolation amplifiers the 3650 and 3652 have the advantage of smaller size,

lower cost, wider bandwidth and integrated circuit reliability. Also, because they use a DC analog modulation technique as opposed to a carrier type technique, they avoid the problems of electromagnetic interference (both transmitted and received) that most of the modular isolation amplifiers exhibit.



# SPECIFICATIONS

## ELECTRICAL

Typical at 25°C and ±15VDC supply voltages unless otherwise noted.


MODEL	3650MG/HG <sup>(1)</sup>	3650JG	3650KG	3652MG/HG <sup>(1)</sup>	3652JG
<b>ISOLATION</b>					
Isolation Voltage Rated Continuous, (min) Test Voltage, (min) 10sec duration	2000Vp or VDC 5000Vp				
Isolation-Mode Rejection, G = 10 DC 60Hz, 5000Ω source unbalance Leakage Current, 240V/60Hz Isolation Impedance Capacitance Resistance	140dB 120dB 0.35μA, max 1.8pF 10 <sup>12</sup> Ω				
<b>GAIN</b>					
Gain Equation for current sources  for voltage sources	$G_1 = 10^6 \text{ Volt/Amp}$  $G_v = \frac{10^6}{R_{G1} + R_{G2} + R_{IN}} \text{ V/V}$			$G_1 = 1.0057 \times 10^6 \text{ Volt/Amp}^{(2)}$  $\frac{10^6}{R_{G1} + R_{G2} + R_{IN} + R_O} \text{ V/V}$	
Input Resistance, R <sub>IN</sub> , max Buffer Output Impedance, R <sub>O</sub> Gain Equation Error, max <sup>(3)</sup> Gain Nonlinearity Gain vs Temperature Gain vs Time	25Ω  1.5% ±0.05% typ. ±0.2% max 300ppm/°C	Not applicable 0.5% ±0.03% typ. ±0.1% max 100ppm/°C ±0.05%/1000hrs.	25Ω  0.5% ±0.02% typ. ±0.06% max 50ppm/°C	90Ω ±30Ω  1.5% <sup>(4)</sup> ±0.05% typ. ±0.2% max 300ppm/°C <sup>(4)</sup>	0.5% <sup>(4)</sup> ±0.05% typ. ±0.1% max 200ppm/°C <sup>(4)</sup> ±0.05%/1000hrs.
Frequency Response Slew Rate ±3dB Frequency Settling Time to ±0.01% to ±0.1%	0.7V/μsec min, 1.2V/μsec typ. 15kHz 400μsec 200μsec				
<b>INPUT STAGE<sup>(5)</sup></b>					
Input Offset Voltage at 25°C, max <sup>(6)</sup> vs Temperature, max vs Supply vs Time	±5mV ±25μV/°C	±1mV ±10μV/°C 100μV/V 50μV/1000 hrs.	±0.5mV ±5μV/°C	±5mV ±50μV/°C	±2mV ±25μV/°C 100μV/V 100μV/1000 hrs.
Input Bias Current at 25°C vs Temperature vs Supply	10nA typ, 40nA max 0.3nA/°C 0.2nA/V			10pA typ, 50pA max doubles every +10°C 1pA/V	
Input Offset Current vs Temperature vs Supply	effects included in output offset			10pA doubles every 10°C 1pA/V	
Input Impedance Differential Common-mode	"R <sub>IN</sub> " = 25Ω max 10 <sup>9</sup> Ω			10 <sup>11</sup> Ω 10 <sup>11</sup> Ω	
Input Noise Voltage, 0.05Hz to 100Hz 10Hz to 10kHz	8μV, p-p 4μV, rms			4μ, p-p 5μV, rms	
Input Voltage Range Common-mode, linear operation, w/o damage, at +, - at +I, -I at +IR, -IR	±( V  -5)V ±V Not applicable <sup>(7)</sup> Not applicable <sup>(8)</sup>			±( V  -5) ±V ±300V for 10msec <sup>(7)</sup> ±3000V for 10msec <sup>(8)</sup>	
Differential, w/o damage, at +, - Differential, w/o damage, at +I, -I Differential, w/o damage, at +IR, -IR	±V Not applicable Not applicable			±V ±600V for 10msec <sup>(7)</sup> ±6000V for 10msec <sup>(8)</sup>	
Common-mode Rejection, 60Hz	90dB at 60Hz, 5kΩ imbalance			80dB at 60Hz, 5kΩ imbalance	
Power Supply (Input Stage Only) Voltage (at "+V" and "-V") Current Quiescent with ±10V output <sup>(9)</sup>	±8V to ±18V  ±1.2mA <sup>(10)</sup> +6.5mA or -6.5mA, typ +12mA or -12mA, max			±8V to ±18V  ±3mA <sup>(10)</sup> +8.5mA or -8.5mA, typ +16mA or -16mA, max	

## ELECTRICAL (cont)

MODEL	3650MG/HG <sup>(1)</sup>	3650JG	3650KG	3652MG/HG <sup>(1)</sup>	3652JG
<b>OUTPUT STAGE</b>					
Output Voltage, min		±10V		±10V	
Output Current, min		±5mA		±5mA	
Output Offset Voltage at 25°C max <sup>(a)</sup>		±10mV	±10mV	±10mV	±10mV
vs Temperature, max	±25mV	±450μV/°C	±300μV/°C	±25mV	±450μV/°C
vs Supply	±900μV/°C	±500μV/V		±900μV/°C	±500μV/V
vs Time		±1mV/1000hrs		±1mV/1000hrs	
Output Noise Voltage 0.05Hz to 100Hz		-50μV, p-p		50μV, p-p	
10Hz to 1kHz		65μV, rms		65μV, rms	
Power Supply (Output Stage Only) Voltage ("V <sub>cc</sub> " and "-V <sub>cc</sub> ")	±8V to ±18V				
Current	±2.3mA typ, ±6mA max				
Quiescent with ±5mA output, max	±11mA				
<b>TEMPERATURE <sup>(a)</sup></b>					
Specification	0°C to 85°C				
Operating	-40°C to +100°C				
Storage	-55°C to +125°C				

- All electrical and mechanical specifications of the 3650MG and 3652MG are identical to the 3650HG and 3652HG, respectively, except that the following specifications apply to the 3650MG and 3652MG: (a) Isolation test voltage duration increased from 10sec minimum to 60sec minimum; (b) Input offset voltage at 25°C max: ±10mV; vs temp. max: ±100μV/°C; (c) Output offset voltage at 25°C max: ±50mV; vs temp. max: ±1.8mV/°C.
- If used as 3650, see Installation and Operating Instructions.
- Trimable to zero.
- Gain error terms specified for inputs applied through buffer amplifiers (i.e., ±1 or ±IR pins).
- Input stage specifications at +1 and -1 inputs for 3652 unless otherwise noted.
- Maximum safe input current at either input is 10mA.
- Continuous rating is 1/3 pulse rating.
- Load current is drawn from one supply lead at a time; other supply current at quiescent level. For 3652 add 0.2mA/V of positive CMV.
- dT/dt > 1°C/minute below 0°C, and long-term storage above 100°C is not recommended. Also limit the repeated thermal cycles to be within the 0°C to +85°C temperature range.

### MECHANICAL



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.700	1.780	43.18	44.70
B	1.120	1.180	28.45	29.46
C	.170	.230	4.32	5.84
D	.018	.021	0.46	0.53
F	.035	.060	0.89	1.27
G	.100 BASIC		2.54 BASIC	
H	.110	.130	2.79	3.30
K	.180	.260	3.81	6.35
L	.900 BASIC		22.86 BASIC	
N	.002	.010	0.05	0.25
R	.110	.130	2.79	3.30


ORDER NUMBER:  
3650MG 3652MG  
3650HG 3652HG  
3650JG 3652JG  
3650KG

MATERIAL: Alumina (ceramic)

WEIGHT: 14 grams (0.5 oz)


MATING CONNECTOR: 2302MC (set of two, 16-pin strips)

### PIN CONNECTIONS



# TYPICAL PERFORMANCE CURVES

Typical at 25°C and ±15VDC power supplies unless otherwise noted.



## DEFINITIONS

### ISOLATION-MODE VOLTAGE, $V_{ISO}$

The isolation-mode voltage is the voltage which appears across the isolation barrier, i.e., between the input common and the output common. (See Figure 1.)

Two isolation voltages are given in the electrical specifications; "rated continuous" and "test voltage". Since it is impractical on a production basis to test a "continuous" voltage (infinite test time is implied), it is generally accepted practice to test at a significantly higher voltage for some reasonable length of time. For the 3650 and the 3652 the "test voltage" is equal to 1000V plus two times the "rated continuous" voltage. Thus, for a continuous rating of 2000V each unit is tested at 5000V.




FIGURE 1. Illustration of Isolation-mode and Common-mode Specifications.

## COMMON-MODE VOLTAGE, $V_{CM}$

The common-mode voltage is the voltage midway between the two inputs of the amplifier measured with respect to input common. It is the algebraic average of the voltage applied at the amplifiers' input terminals. In the circuit in Figure 5,  $(V_+ + V_-) / 2 = V_{CM}$ . (Note: Many applications involve a large system "common-mode voltage." Usually in such cases the term defined here as " $V_{CM}$ " is negligible and the system "common-mode voltage" is applied to the amplifier as " $V_{ISO}$ " in Figure 1.)

## THEORY OF OPERATION

Prior to the introduction of the 3650 family optical isolation had not been practical in linear circuits. A single LED and photodiode combination, while useful in a wide range of digital isolation applications, has fundamental limitations - primarily nonlinearity and instability as a function of time and temperature.

The 3650 and 3652 use a unique technique to overcome the limitations of the single LED and photodiode isolator. Figure 2 is an elementary equivalent circuit for the 3650 which can be used to understand the basic operation without consideration the cluttering details of offset adjustment and biasing for bipolar operation.




FIGURE 2. Simplified Equivalent Circuit of Linear Isolator.

Two matched photodiodes are used--one in the input ( $CR_1$ ) and one in the output stage ( $CR_2$ )-- to greatly reduce nonlinearities and time-temperature instabilities. Amplifier  $A_1$ , LED  $CR_1$ , and photodiode  $CR_2$  are used in a negative feedback configuration such that  $I_1 = I_2 = I_{in} / R_G$  (where  $R_G$  is the user supplied gain setting resistor). Since  $CR_2$  and  $CR_3$  are closely matched and since they receive equal amounts of light from the LED  $CR_1$  (i.e.,  $\lambda_1 = \lambda_2$ ),  $I_2 = I_1 = I_{in}$ . Amplifier  $A_2$  is connected as a current-to-voltage converter with  $V_{out} = I_2 R_K$  where  $R_K$  is an internal  $1M\Omega$  scaling resistor. Thus the overall transfer function is:

$$V_{out} = V_{in} \frac{10^6}{R_G} \quad (R_G \text{ in ohms})$$

## ISOLATION-MODE REJECTION

The isolation-mode rejection is defined by the equation in Figure 1. The isolation-mode rejection is not infinite because there is some leakage across the isolation barrier due to the isolation resistance and capacitance.

## NONLINEARITY

Nonlinearity is specified to be the peak deviation from a best straightline, expressed as a percent of peak-to-peak full scale output (i.e.,  $\pm 10mV$  at  $20V$  p-p  $\approx 0.05\%$ ).

This improved isolator circuit overcomes the primary limitations of the single LED and photodiode combination. The transfer function is now virtually independent of any degradation in the LED output as long as the two photodiodes and optics are closely matched\*. Linearity is now a function of the accuracy of the matching and is further enhanced by the use of negative feedback in the input stage. Advanced laser trimming techniques are used to further compensate for residual matching errors.

\*The only effect of decreased LED output is a slight decrease in full scale swing capability. See Typical Performance Curves.




FIGURE 3. Simple Model of 3650.

A model of the 3650 suitable for simple circuit analysis is shown in Figure 3. The output is a current dependent voltage source,  $V_d$ , whose value depends on the input current. Thus, the 3650 is a transconductance amplifier with a gain of one volt per microamp. When voltage sources are used the input current is derived by using gain setting resistors in series with the voltage source (see Installation and Operating Instructions for details).  $R_{in}$  is the differential input impedance. The common-mode and isolation impedances are very high and are assumed to be infinite for this model.






FIGURE 6a. 3650 With Differential Current Sources.




FIGURE 6b. 3650 With Differential Voltage Source.




FIGURE 6c. 3652 with Differential Voltage Source.

\*IMRR here is in pA/V, typically 5pA/V at 60Hz and 1pA/V at DC.  
 \*\*The offset adjustment circuitry and power supply connections have been omitted for simplicity. Refer to Figure 5 for details.

## ERROR ANALYSIS

A model of the 3650 suitable for DC error analysis of offset voltage, voltage drift versus temperature, bias current, etc., is shown in Figure 7.




FIGURE 7. DC Error Analysis Model for 3650.

$A_1$  and  $A_2$ , the input and output stage amplifiers, are considered to be ideal. Separate external generators are used to model the offset voltages and bias currents.  $R_{in}$  is assumed to be small relative to  $R_{G1}$  and  $R_{G2}$  and is therefore omitted from the gain equation. The feedback configuration, optics and component matching are such that  $I_1 = I_2 = I_3 = I_4$ . A simple circuit analysis gives the following expression for the total output error voltage due to offset voltages and bias currents.

$$V_{out-total} = \frac{10^6}{R_{G1} + R_{G2}} [E_{osi} + (I_{B1} R_{G1} - I_{B2} R_{G2})] + E_{os0} \quad (1)$$

Offset current is defined as the difference between the two bias currents  $I_{B1}$  and  $I_{B2}$ . If  $I_{B1} = I_B$  and  $I_{B2} = I_B + I_{os}$ ,

$$\text{then, for } R_{G1} = R_{G2}, V_{out} - I_B = \frac{10^6 \cdot I_{os}}{2}$$

This component of error is not a function of gain and is therefore included as a part of  $E_{os0}$  specifications. The output errors due to the output stage bias current are also included in  $E_{os0}$ . This results in a very simple equation for the total error:

$$V_{out-total} = \frac{10^6 E_{os0}}{2R_{G1}} + E_{os0} \quad (\text{for } R_{G1} = R_{G2}) \quad (2)$$

In summary it should be noted that equation (2) should be used only when  $R_{G1} = R_{G2}$ . When  $R_{G1} \neq R_{G2}$ , equation (1) applies.

The effects of temperature may be analyzed by replacing the offset terms with their corresponding temperature gradient terms:

$$V_{out} \rightarrow \Delta V_{out} / \Delta T, E_{osi} \rightarrow \Delta E_{osi} / \Delta T, \text{ etc.}$$

For a complete analysis of the effects of temperature, gain variations must also be considered.

## OUTPUT NOISE

The total output noise is given by

$$E_n (\text{RMS}) = \sqrt{(E_{n1} G)^2 + (E_{n0})^2}$$

where  $E_n$  (RMS) = total output noise

$E_{n1}$  = RMS noise of the input stage

$E_{n0}$  = RMS noise of the output stage

$$G = 10^6 / (R_{G1} + R_{G2})$$

$E_{n0}$  includes the noise contribution due to the optics and the noise currents of the output stage. Errors created by the noise current of the input stage are insignificant compared to other noise sources and are therefore omitted.

## COMMON-MODE and ISOLATION-MODE REJECTION

The expression for the output error due to common-mode and isolation mode voltage is:

$$V_{out} = G \left[ \frac{V_{cm}}{CMRR} + \frac{V_{iso}}{IMRR} \right]$$

# GUARDING & PROTECTION

To preserve the excellent inherent isolation characteristics, of these amplifiers, the following recommended practice should be noted:

1. Use shielded, twisted pair of cable at the input as with any instrumentation amplifier;
2. Care should be taken to minimize external capacitance. A symmetrical layout of external components to achieve balanced capacitance from the input terminals to output common will preserve high IMR;
3. External components and conductor patterns should be at a distance equal to or greater than the distance between the input and output terminals, to prevent HV breakdown.
4. Though not an absolute requirement, the use of laminated or conformally coated printed circuit boards is recommended.

# APPLICATIONS

Figure 8 shows a system where isolation amplifiers (3650) are used to measure the armature current and the armature voltage of a motor.




FIGURE 8. Isolated Armature Current and Voltage Sensor.

The armature current of the motor is converted to a voltage by the calibrated shunt R, and then amplified (adjustable gain) and isolated by the 3650.

The armature voltage is sensed by the voltage divider (adjustable) shown and then amplified and isolated by the 3650.

The 3650 provides the advantage of accurate current measurement in the presence of high common-mode voltage. Both 3650's provide the advantage of isolating the motor ground from the control system ground. Isolated power is provided by an isolated DC/DC converter (BB Model 722 or equivalent).




FIGURE 9. 3652 Used in Patient Monitoring Application (ECG, VCG, EMG Amplifier).

The 3652 is ideally suited for patient monitoring applications as shown in Figure 9. The fact that it is a true balanced input instrumentation amplifier with very high differential and common-mode impedance means that it can greatly reduce the common-mode noise pick up due to imbalance in lead impedances that often appear in patient monitoring situations. The 3kV and 6kV shown in Figure 9 are the 10msec pulse ratings of the +IR and -IR inputs for the common-mode and differential input voltages with respect to input common. The rating of the isolation barrier is 2000V, pk continuous. The non-recurrent pulse rating of the isolation barrier is 5000V, pk since each unit is factory tested at 5000V, pk. If the isolation barrier is to be subjected to higher voltages a gas filled surge voltage protection device can be used. For multichannel operation, two 3562's can be powered by one Model 722 isolated DC/DC converter. The total leakage current for both channels at 240V/60Hz would still be less than 2μA.

The block diagram in Figure 10 shows the use of isolation amplifiers in SCR control application.




FIGURE 10. 3-Phase Bidirectional SCR Control with Voltage Feedback.



## Integrated Circuit - Transformer Coupled ISOLATION AMPLIFIER

### FEATURES

- INTERNAL ISOLATED POWER
- 8000V ISOLATION TEST VOLTAGE
- 0.5 $\mu$ A MAX LEAKAGE AT 120V, 60Hz
- 3-PORT ISOLATION
- 125dB REJECTION AT 60Hz
- 1" x 1" x 0.25" CERAMIC PACKAGE

### APPLICATIONS


- **MEDICAL**  
Patient monitoring and diagnostic instrumentation
- **INDUSTRIAL**  
Ground loop elimination and off-ground signal measurement
- **NUCLEAR**  
Input/output/power isolation

### DESCRIPTION

The 3656 is the first amplifier to provide a total isolation function ... both signal and power isolation ... in integrated circuit form. This remarkable advancement in analog signal processing capability is accomplished by use of a patented modulation technique and miniature hybrid transformer.

Versatility and performance are outstanding features of the 3656. It is capable of operating with three

completely independent grounds (three-port isolation). In addition, the isolated power generated is available to power external circuitry at either the input or output. The uncommitted op amps at the input and the output allow a wide variety of closed-loop configurations to match the requirements of many different types of isolation applications.



This product is covered by the following United States patents 4,066,974, 4,103,267, 4,082,908. Other patents pending may also apply upon the allowance and issuance of patents thereon. The product may also be covered in other countries by one or more international patents corresponding to the above-identified U.S. patents.

# THEORY OF OPERATION

Details of the 3656 are shown in Figure 1. The external connections shown, place it in its simplest gain configuration - unity gain, noninverting. Several other amplifier gain configurations and power isolation configurations are possible. See Installation and Operating Instructions and Applications sections for details.

Isolation of both signal and power is accomplished with a single miniature toroid transformer with multiple windings. A pulse generator operating at approximately 750kHz provides a two-part voltage waveform to transformer  $T_1$ . One part of the waveform is rectified by diodes  $D_1$  through  $D_4$  to provide the isolated power to the input and output stages (+V, -V and V+, V-). The other part of the waveform is modulated with input signal information by the modulator operating into the  $V_2$  winding of the transformer.

The modulated signal is coupled by windings  $W_6$  and  $W_7$  to two matched demodulators - one in the input stage and one in the output stage - which generate identical voltages at their outputs, pins 10 and 11 (voltages identical with respect to their respective commons, pins 3 and 17). In the input stage the input amplifier  $A_1$ , the modulator and the input demodulator are connected in a negative feedback loop. This forces the voltage at pin 6 (connect as shown

in Figure 1) to equal the input signal voltage applied at pin 7. Since the input and the output demodulators are matched and produce identical output voltages, the voltage at pin 11 (referenced to pin 17, the output common) is equal to the voltage at pin 10 (referenced to pin 3, the input common). In the output stage, output amplifier  $A_2$  is connected as a unity gain buffer, thus the output voltage at pin 15 equals the output demodulator voltage at pin 11. The end result is an isolated output voltage at pin 15 equal to the input voltage at pin 7 with no galvanic connection between them.

Several amplifier and power connection variations are possible:

1. The input stage may be connected in various operational amplifier gain configurations.
2. The output stage may be operated at gains above unity.
3. The internally generated isolated voltages which provide power to  $A_1$  and  $A_2$  may be overridden and external supply voltages used instead.

Versatility and its three independent isolated grounds allow simple solutions to demanding analog signal conditioning problems. See the Installation and Operating Instructions and Applications sections for details.




FIGURE 1. Block Diagram.

# SPECIFICATIONS

## ELECTRICAL

At +25°C,  $V_{\pm} = 15\text{VDC}$  and  $15\text{VDC}$  between P+ and P-, unless otherwise noted.

PARAMETER	CONDITIONS	3656AG, BG, HG, JG, KG			UNITS
		MIN	TYP	MAX	
<b>ISOLATION</b>					
Voltage Rated Continuous <sup>(1)</sup> , DC Rate Continuous <sup>(2)</sup> , AC Test, 10sec <sup>(1)</sup>	$G_1 = 10\text{V/V}$	3500 : 1000			VDC
		2000 : 700			V, rms
Rejection DC			160		dB
60Hz, < 100 $\Omega$ in I/P Com <sup>(2)</sup>			125		dB
60Hz, 5k $\Omega$ in I/P Com <sup>(2)</sup>					dB
3656HG		108			dB
3656AG, BG, JG, KG		112			dB
Capacitance <sup>(1)</sup>			6.0 : 6.3		pF
Resistance <sup>(1)</sup>			$10^{12}$ , $10^{12}$		$\Omega$
Leakage Current	120V, 60Hz		0.28	0.5	$\mu\text{A}$
<b>GAIN</b>					
Equations	See Text				
Accuracy of Equations Initial <sup>(3)</sup> 3656HG	$G < 100\text{V/V}$			1.5	%
3656AG, JG, KG					1.0
3656BG				0.3	%
vs. Temperature 3656HG				480	ppm/°C
3656AG, JG				120	ppm/°C
3656BG, KG				60	ppm/°C
vs. Time			0.02 : 1 + log khrs.		%
Nonlinearity	$R_A + R_F = R_B \geq 2\text{M}\Omega$				
External Supplies used at pins 12 and 16, 3656HG	Unipolar or Bipolar Output			$\pm 0.15$	%
3656AG, JG, KG					$\pm 0.1$
3656BG				$\pm 0.05$	%
Internal Supplies used for Output Stage	Bipolar Output Voltage Swing, Full Load <sup>(4)</sup>			$\pm 0.15$	%
<b>OFFSET VOLTAGE<sup>(5)</sup></b>					
RTI					
Initial <sup>(3)</sup> , 3656HG	15Vp between P+ and P-			$\pm  4 + 40/G_1 $	mV
3656AG, JG					$\pm  2 + 20/G_1 $
3656BG, KG				$\pm  1 + 10/G_1 $	mV
vs. Temperature, 3656HG				$\pm  200 + 1000/G_1 $	$\mu\text{V}/^\circ\text{C}$
3656JG				$\pm  50 + 750/G_1 $	$\mu\text{V}/^\circ\text{C}$
3656AG				$\pm  25 + (500/G_1) $	$\mu\text{V}/^\circ\text{C}$
3656KG				$\pm  10 + 350/G_1 $	$\mu\text{V}/^\circ\text{C}$
3656BG				$\pm  5 + 350/G_1 $	$\mu\text{V}/^\circ\text{C}$
vs. Supply Voltage	Supply between P+ and P-			$\pm  0.6 + (3.5/G_1) $	mV/V
3656HG					$\pm  0.3 + (2.1/G_1) $
3656AG, BG, JG, KG				$\pm  0.1 + (10/G_1) $	mV/mA
vs. Current <sup>(6)</sup>				$\pm  0.2 + (20/G_1) $	mV/mA
vs. Time			$\pm  10 + (100/G_1)  \times$ $(1 + \log \text{khrs.})$		$\mu\text{V}$
<b>AMPLIFIER PARAMETERS</b>					
Apply to A1 and A2					
Bias Current <sup>(7)</sup> Initial	Common-mode			100	nA
vs. Temperature				0.5	nA/°C
vs. Supply				0.2	nA/V
Offset Current <sup>(7)</sup>			5	20	nA
Impedance	$f_B = 0.05\text{Hz to }100\text{Hz}$		100    5		M $\Omega$    pF
Input Noise Voltage	$f_B = 10\text{Hz to }10\text{kHz}$		5		$\mu\text{V}$ , p-p
Input Voltage Range <sup>(8)</sup> Linear Operation				$\pm 5$	V
Without Damage	Internal Supply			Supply -5V	V
	External Supply			$\pm 8$	V
	Internal Supply			Supply	V
	External Supply				V
Output Current	$V_{OUT} = \pm 5\text{V}$				mA
	$\pm 15\text{V External Supply}$	$\pm 5$			mA
	Internal Supply	$\pm 2.5$			mA
	$V_{OUT} = \pm 10\text{V}$				mA
	$\pm 15\text{V External Supply}$	$\pm 2.5$			mA
	$V_{OUT} = \pm 2\text{V}$ , $V_{P+}$ , $P_- = 8.5\text{V}$				mA
	Internal Supply			$\pm 1$	mA
Quiescent Current			150	450	$\mu\text{A}$

## ELECTRICAL (CONT)


At +25°C, V± = 15VDC and 15VDC between P+ and P-, unless otherwise noted.

PARAMETER	CONDITIONS	3656AG, BG, HG, JG, KG			UNITS
		MIN	TYP	MAX	
<b>FREQUENCY RESPONSE</b>					
±3dB Response	Small Signal		30		kHz
Full Power			1.3		kHz
Slew Rate	Direction measured at output	+0.1, -0.04			V/μsec
Settling Time	to 0.05%		500		μsec
<b>OUTPUT</b>					
Noise Voltage (RTI)	f <sub>B</sub> = 0.05Hz to 100kHz f <sub>B</sub> = 10Hz to 10kHz		$\sqrt{\frac{.5^2 + .22/G_1^2}{5}}$		μV, p-p μV, rms mV, p-p
Residual Ripple <sup>(9)</sup>			5		
<b>POWER SUPPLY IN</b> at P+, P-					
Rated Performance	Derated Performance	8.5	15	16	VDC
Voltage Range <sup>(10)</sup>					VDC
Ripple Current <sup>(9)</sup>			10	25	mA, p-p
Quiescent Current <sup>(11)</sup>	Average		14	18	mA, DC
Current vs. Load Current <sup>(12)</sup>	vs. Currents from +V, -V, V+, V-		0.7		mA/mA
<b>ISOLATED POWER OUT</b> at +V, -V, V+, V- pins <sup>(13)</sup>					
Voltage, no load	15V between P+ and P- ±5mA (10mA sum) load <sup>(12)</sup>	8.5	9.0	9.5	V
Voltage, full load		7.0	8.0	9.0	V
Voltage vs. Power Supply	vs. Supply between P+ and P-		0.66		V/V
Ripple Voltage <sup>(9)</sup>					
No load			40		mV, p-p
Full load	±5mA load		80	200	mV, p-p
<b>TEMPERATURE RANGE</b>					
Specification 3656AG, BG		-25		+85	°C
3656HG, JG, KG		0		+70	°C
Operation <sup>(10)</sup>		-55		+100	°C
Storage <sup>(14)</sup>		-65		+125	°C


### NOTES:

1. Ratings in parenthesis and between P- (pin 20) and O/P Com (pin 17). Other isolation ratings are between I/P Com and O/P Com or I/P Com and P-.

An example of the ratings for 3-port continuous isolation.



## MECHANICAL



2. May be improved with proper shielding. See Performance Curves.
3. May be trimmed to zero.
4. If output swing is unipolar, or if the output is not loaded, specification same as if external supply were used.
5. Includes effects of A<sub>1</sub> and A<sub>2</sub> offset voltages and bias currents if recommended resistors used.
6. Versus the sum of all external currents drawn from V+, V-, +V, -V (= ISO).
7. Effects of A<sub>1</sub> and A<sub>2</sub> bias currents and offset currents are included in Offset Voltage specifications.
8. With respect to I/P Com (pin 3) for A<sub>1</sub> and with respect to O/P Com (pin 17) for A<sub>2</sub>. CMR for A<sub>1</sub> and A<sub>2</sub> is 100dB, typical.
9. In configuration of Figure 3. Ripple frequency approximately 750kHz. Measurement bandwidth is 30kHz.
10. Decreases linearly from 16VDC at 85°C to 12VDC at 100°C.
11. Instantaneous peak current required from pins 19 and 20 at turn-on is 100mA for slow rising voltages (50msec) and 300mA for fast rises (50μsec).
12. Load current is sum drawn from +V, -V, V+, V- (= ISO).
13. Maximum voltage rating at pins 1 and 4 is ±18VDC; maximum voltage rating at pins 12 and 16 is ±18VDC.
14. Isolation ratings may degrade if exposed to 125°C for more than 1000 hours or 90°C for more than 50,000 hours.


## PIN DESIGNATIONS

- |                                      |                                       |
|--------------------------------------|---------------------------------------|
| 1. +V                                | 11. OUTPUT DEMOD                      |
| 2. MOD INPUT                         | 12. V-                                |
| 3. INPUT DEMOD COM                   | 13. A <sub>2</sub> NONINVERTING INPUT |
| 4. -V                                | 14. A <sub>2</sub> INVERTING INPUT    |
| 5. BALANCE                           | 15. A <sub>2</sub> OUTPUT             |
| 6. A <sub>1</sub> INVERTING INPUT    | 16. V+                                |
| 7. A <sub>1</sub> NONINVERTING INPUT | 17. OUTPUT DEMOD COM                  |
| 8. BALANCE                           | 18. NO PIN                            |
| 9. A <sub>1</sub> OUTPUT             | 19. P+                                |
| 10. INPUT DEMOD                      | 20. P-                                |


# TYPICAL PERFORMANCE CURVES

All specifications typical at +25°C unless otherwise noted.


### SMALL SIGNAL FREQUENCY RESPONSE




### PHASE RESPONSE




### OUTPUT SWING VS SUPPLY VOLTAGE




### OUTPUT SWING AND DISTORTION VS FREQUENCY




### OUTPUT VOLTAGE SWING VS TEMPERATURE AND ISOLATED SUPPLY LOAD




### NOISE VOLTAGE VS FREQUENCY




### QUIESCENT CURRENT VS TEMPERATURE




### ISOLATED OUTPUT VOLTAGE AND CURRENT VS TEMPERATURE




### QUIESCENT CURRENT AND ISOLATED VOLTAGE OUTPUT VS SUPPLY VOLTAGE




### ISOLATION-MODE REJECTION VS GAIN



### ISOLATION-MODE REJECTION VS FREQUENCY



### AC AND DC LEAKAGE CURRENT VS ISOLATION VOLTAGE



# INSTALLATION AND OPERATING INSTRUCTIONS

The 3656 is a very versatile device capable of being used in a variety of isolation and amplification configurations. There are several fundamental considerations that determine configuration and component value constraints:

1. Consideration must be given to the load placed on the resistance (pin 10 and pin 11) by external circuitry. Their output resistance is 100k $\Omega$  and a load resistor of 2M $\Omega$  or greater is recommended to prevent a voltage divider loading effect in excess of 5%.
2. Demodulator loadings should be closely matched so their output voltages will be equal. (Unequal demodulator output voltages will produce a gain error.) At the 2M $\Omega$  level, a matching error of 5% will cause an additional gain error of 0.25%.
3. Voltage swings at demodulator outputs should be limited to 5V. The output may be distorted if this limit is exceeded. This constrains the maximum allowed gains of the input and output stages. Note that the voltage swings at demodulator outputs are tested with 2M $\Omega$  load for a minimum of 5V.
4. Total current drawn from the internal isolated supplies must be limited to less than  $\pm 5$ mA per supply and limited to a total of 10mA. In other words, the combination of external and internal current drawn from the internal circuitry which feeds the +V, -V, V+ and V- pins should be limited to 5mA per supply (total current to +V, -V, V+ and V- limited to 10mA). The internal filter capacitors for  $\pm V$  are 0.01 $\mu$ F. If more than 0.1mA is drawn to provide isolated power for external circuitry (see Figure 12), additional capacitors are required to provide adequate filtering. A minimum of 0.1 $\mu$ F mA is recommended.
5. The input voltage at pin 7 (noninverting input to A<sub>1</sub>) must not exceed the voltage at pin 4 (negative supply voltage for A<sub>1</sub>) in order to prevent a possible lockup condition. A low leakage diode connected between pins 7 and 4, as shown in Figure 2, can be used to limit this input voltage swing.
6. Impedances seen by each amplifier's + and - input terminals should be matched to minimize offset voltages caused by amplifier input bias currents. Since the demodulators have a 100k $\Omega$  output resistance, the amplifier input not connected to the demodulator should also see 100k $\Omega$ .
7. All external filter capacitors should be mounted as close to the respective supply pins as is possible in order to prevent excessive ripple voltages on the supplies or at the output. (Optimum spacing is less than 0.5". Ceramic capacitors recommended.)

## POWER AND SIGNAL CONFIGURATIONS

NOTE: Figures 2, 3 and 4 are used to illustrate both signal and power connection configurations. In the circuits shown, the power and signal configurations are independent so that any power configuration could be used with any signal configuration.

## ISOLATED POWER CONFIGURATIONS

The 3656 is designed with isolation between the input, the output, and the power connections. The internally generated isolated voltages supplied to A<sub>1</sub> and A<sub>2</sub> may be overridden with external voltages greater than the internal supply voltages. These two features of 3656 provide a great deal of versatility in possible isolation and power supply hook-ups. When external supplies are applied, the rectifying diodes (D<sub>1</sub> through D<sub>4</sub>) are reverse biased and the internal voltage sources are decoupled from the amplifiers (see Figure 1). Note that when external supplies are used, they must never be lower than the internal supply voltage.

### Three-Port

The power supply connections in Figure 2 show the full three-port isolation configuration. The system has three separate grounds with no galvanic connections between them. The two external 0.47 $\mu$ F capacitors at pins 12 and 16 filter the rectified isolated voltage at the output stage. Filtering on the input stage is provided by internal capacitors. In this configuration continuous isolation voltage ratings are: 3500V between pins 3 and 17; 3500V between pins 3 and 19; 1000V between pins 17 and 19.




FIGURE 2. Power: Three-port Isolation;  
Signal: Unity-gain Noninverting.

### Two-Port - Bipolar Supply

Figure 3 shows two-port isolation which uses an external bipolar supply with its common connected to the output stage ground (pin 17). One of the supplies (either + or - could be used) provides power to the pulse generator (pins 19 and 20). The same sort of configuration is possible with the external supplies connected to the input stage. With the connection shown, filtering at pins 12 and 16 is not required. In this configuration continuous isolation voltage rating is: 3500VDC between pins 3 and 17; not applicable between pins 17 and 19; 3500VDC between pins 3 and 19.




FIGURE 3. Power: Two-port, Dual Supply;  
Signal: Noninverting Gain.

### Two-Port Single Supply

Figure 4 demonstrates two-port isolation using a single polarity supply connected to the output common (pin 17). The other polarity of supply for  $A_2$  is internally generated (thus the filtering at pin 12). This isolated power configuration could be used at the input stage as well and either polarity of supply could be employed. In this configuration continuous isolation voltage rating is: 3500V between pins 3 and 17; 3500V between pins 3 and 19; not applicable between pins 17 and 19.




FIGURE 4. Power: Two-port, Single Supply;  
Signal: Inverting Gains.

## SIGNAL CONFIGURATIONS

### Unity Gain Noninverting

The signal path portion of Figure 2 shows the 3656 in its simplest gain configuration: unity gain noninverting. The two 100kΩ resistors provide balanced resistances to the inverting and noninverting inputs of the amplifiers. The diode prevents latch up in case the input voltage goes more negative than the voltage at pin 4.

### Noninverting With Gain

The signal path portion of Figure 3 demonstrates two additional gain configurations: gain in the output stage and noninverting gain in the input stage. The following equations apply:

Total amplifier gain:

$$G = G_1 \bullet G_2 = V_{OUT} / V_{IN} \quad (1)$$

Input Stage:

$$G_1 = 1 + (R_F / R_A) \text{ (Select } G_1 \text{ to be less than 5V full scale } V_{IN} \text{ to limit demodulator output to 5V)} \quad (2)$$

$$R_A + R_F \geq 2M\Omega \text{ (Select to load input demodulator with at least } 2M\Omega) \quad (3)$$

$$R_C = R_A \parallel (R_F + 100k\Omega) =$$

$$\frac{R_A (R_F + 100k\Omega)}{R_A + R_F + 100k\Omega}$$

$$\text{(Balance impedances seen by the + and - inputs of } A_1 \text{ to reduce input offset caused by bias current)} \quad (4)$$

Output Stage:

$$G_2 = 1 + (R_X / R_K) \text{ (Select ratio to obtain } V_{OUT} \text{ between 5V and 10V full scale with } V_{IN} \text{ at its maximum)} \quad (5)$$

$$R_X \parallel R_K = 100k\Omega \text{ (Balance impedances seen by the + and - inputs of } A_2 \text{ to reduce effect of bias current on the output offset)} \quad (6)$$

$$R_H = R_A + R_F \text{ (Load output demodulator equal to input demodulator)} \quad (7)$$

### Inverting Gain, Voltage or Current Input

The signal portion of Figure 4 shows two possible inverting input stage configurations: current and input and voltage input.

Input Stage:

For the voltage input case:

$$G_1 = -R_F / R_S \text{ (Select } G_1 \text{ to be less than 5V/full scale } V_{IN} \text{ to limit the demodulator output voltage to 5V)} \quad (8)$$

$$R_F = 2M\Omega \text{ (Select to load the demodulator with at least } 2M\Omega) \quad (9)$$

$$R_C = R_S \parallel (R_F + 100k\Omega) = \frac{R_S (R_F + 100k\Omega)}{R_S + R_F + 100k\Omega}$$

$$\text{(Balance the impedances seen by the + and - inputs of } A_1) \quad (10)$$

For the current input case:

$$V_{OUT} = -I_{IN} R_F \bullet G_2 \quad (11)$$

$$R_C = R_F \quad (12)$$

$R_F$  may be made larger than  $2M\Omega$  if desired. The  $10pF$  capacitors are used to compensate for the input capacitance of  $A_1$  and to insure frequency stability.

Output Stage:

The output stage is the same as shown in equations (5), (6), and (7).

#### Illustrative Calculations:

The maximum input voltage is  $100mV$ . It is desired to amplify the input signal for maximum accuracy. Non-inverting output is desired.

#### Input Stage:

##### Step 1

$$G_1 \text{ max} = 5V/\text{Max Input Signal} = 5V/0.1V = 50V/V$$

With the above gain of  $50V/V$ , if the input ever exceeds  $100mV$ , it would drive the output to saturation. Therefore, it is good practice to allow reasonable input overrange.

So, to allow for 25% input overrange without saturation at the output, select;

$$\begin{aligned} G_1 &= 40V/V \\ G_1 &= 1 + (R_F + R_A) = 40 \\ \therefore R_F/R_A &= 39 \end{aligned} \quad (13)$$

##### Step 2

$R_A + R_F$  forms a voltage divider with the  $100k\Omega$  output resistance of the demodulator. To limit the voltage divider loading effect to no more than 5%,  $R_A + R_F$  should be chosen to be at least  $2M\Omega$ . For most applications, the  $2M\Omega$  should be sufficiently large for  $R_A + R_F$ . Resistances greater than  $2M\Omega$  may help decrease the loading effect, but would increase the offset voltage drift.

The voltage divider with  $R_A + R_F = 2M\Omega$  is  $2M\Omega/(2M\Omega + 100k\Omega) = 2/(2 + 0.1) = 95.2\%$ , i.e., the percent loading is 4.8%.

$$\text{Choose } R_A + R_F = 2M\Omega \quad (14)$$

##### Step 3

Solving equations (13) and (14)  
 $R_A = 50k\Omega$  and  $R_F = 1.95M\Omega$

##### Step 4

The resistances seen by the + and - input terminals of the input amplifier  $A_1$  should be closely matched in order to minimize offset voltage due to bias currents.

$$\begin{aligned} \therefore R_C &= R_A \parallel (R_F + 100k\Omega) \\ &= 50k\Omega \parallel (1.95M\Omega + 100k\Omega) \\ &\approx 49k\Omega \end{aligned}$$

Output Stage:

##### Step 5

$$V_{OUT} = V_{IN \text{ MAX}} \bullet G_1 \bullet G_2$$

As discussed in Step 1, it is good practice to provide 25% input overrange.

So we will calculate  $G_2$  for  $10V$  output and 125% of the maximum input voltage.

$$\begin{aligned} \therefore V_{OUT} &= (1.25 \times 0.1)(G_1)(G_2) \\ \text{i.e., } 10V &= 0.125 \times 40 \times G_2 \\ \therefore G_2 &= 10V/5V = 2V/V \end{aligned}$$

##### Step 6

$$\begin{aligned} G_2 &= 1 + (R_X/R_K) = 2.0 \\ \therefore R_X/R_K &= 1.0 \\ \therefore R_X &= R_K \end{aligned} \quad (15)$$

##### Step 7

The resistance seen by the + input terminal of the output stage amplifier  $A_2$  (pin 13) is the output resistance  $100k\Omega$  of the output demodulator. The resistance seen by the (-) input terminal of  $A_2$  (pin 14) should be matched to the resistance seen by the + input terminal.

The resistance seen by pin 14 is the parallel combination of  $R_X$  and  $R_K$ .

$$\begin{aligned} \therefore R_X \parallel R_K &= 100k\Omega \\ \text{i.e., } (R_X \bullet R_K)/(R_X + R_K) &= 100k\Omega \\ \text{i.e., } R_K/[1 + (R_K/R_X)] &= 100k\Omega \end{aligned} \quad (16)$$

##### Step 8

Solving equations (15) and (16)  $R_K = 20k\Omega$  and  $R_X = 200k\Omega$ .

##### Step 9

The output demodulator must be loaded equal to the input demodulator.

$$\begin{aligned} \therefore R_B &= R_A + R_F = 2M\Omega \\ (\text{See equation (14) above in Step 2}) \end{aligned}$$

Use the resistor values obtained in Steps 3, 4, 8 and 9, and connect the 3656 as shown in Figure 3.

## OFFSET TRIMMING

Figure 5 shows an optional offset voltage trim circuit. It is important that  $R_A + R_F = R_B$ .

**CASE 1:** Input and output stages in low gain, use output potentiometer ( $R_2$ ) only. Input potentiometer ( $R_1$ ) may be disconnected. For example, unity gain could be obtained by setting  $R_A = R_B = 20M\Omega$ ,  $R_C = 100k\Omega$ ,  $R_F = 0$ ,  $R_X = 100k\Omega$ , and  $R_K = \infty$ .

**CASE 2:** Input stage in high gain and output stage in low gain, use input potentiometer ( $R_1$ ) only. Output potentiometer ( $R_2$ ) may be disconnected. For example,  $G_T = 100$  could be obtained by setting  $R_F = 2M\Omega$ ,  $R_B = 2M\Omega$  returned to pin 17,  $R_A = 20k\Omega$ ,  $R_X = 100k\Omega$ , and  $R_K = \infty$ .

**CASE 3:** When it is necessary to perform a two-stage precision trim (to maintain a very small offset change under conditions of changing temperature and changing gain in  $A_1$  and  $A_2$ ), use step 1 to adjust the input stage and step 2 for the output stage. Carbon composition resistors are acceptable but potentiometers should be stable.



# APPLICATIONS

## ECG AMPLIFIER

Although the features of the circuit shown in Figure 6 are important in patient monitoring applications, they may also be useful in other applications. The input circuitry uses an external, low quiescent current op amp (OPA21 type) powered by the isolated power of the input stage to form a high impedance instrumentation amplifier input (true three-wire input).  $R_1$  and  $R_2$  give the input stage amplifier of the 3656 a noninverting gain of 10 and an inverting gain of -9.  $R_3$  and  $R_4$  give the external amplifier a noninverting gain of  $1 + 1/9$ . The inputs are applied to the noninverting inputs of the two amplifiers and the composite input stage amplifier has a gain of 10.

The 330k $\Omega$ , 1W, carbon resistors and diodes  $D_1 - D_4$  provide protection for the input amplifiers from defibrillation pulses.

The output stage in Figure 6 is configured to provide a bandpass filter with a gain of 22.7 (68M $\Omega$  3M $\Omega$ ). The high-pass section (0.05Hz cutoff) is formed by the 1 $\mu$ F capacitor and 2M $\Omega$  resistor which are connected in series between the output demodulator and the inverting input of the output stage amplifier. The low-pass section (100Hz cutoff) is formed by the 68M $\Omega$  resistor and 22pF capacitor located in the feedback loop of the output stage. The diodes provide for quick recovery of the high-pass filter to overvoltages at the input. The 100k $\Omega$  pot and the 100M $\Omega$  resistor allow the output voltage to be trimmed to compensate for increased offset voltage caused by unbalanced impedances seen by the inputs of the output stage amplifier.

In many modern electrocardiographic systems, the





FIGURE 5. Optional Offset Voltage Trim.

**Step 1:** Input stage trim ( $R_A = R_C = 20k\Omega$ ,  $R_1 = R_H = 20M\Omega$ ,  $R_X = 100k\Omega$ ,  $R_K = \infty$ ,  $R_2$  disconnected);  $A_1$  high,  $A_2$  low gain. Adjust  $R_1$  for  $0V \pm 5mV$  or desired setting at  $V_{OUT}$ , pin 15.

**Step 2:** Output stage trim ( $R_A = R_H = 20M\Omega$ ,  $R_C = 100k\Omega$ ,  $R_F = 0$ ,  $R_X = 100k\Omega$ ,  $R_K = \infty$ ,  $R_1$  and  $R_2$  connected);  $A_1$  low,  $A_2$  low gain. Adjust  $R_2$  for  $0V \pm 1mV$  or desired setting at  $V_{OUT}$ , pin 15 ( $\pm 10mV$  approximate total range).

**Note:** Other circuit component values can be used with valid results.



- NOTES:
1. BANDPASS 0.05Hz to 100Hz.
  2. ADJUSTABLE RESISTOR MAY BE USED TO ACHIEVE MAX COMMON-MODE REJECTION BETWEEN  $L_A/R_A$  AND  $R_L$ .
  3. NEGATIVE 15V SUPPLY MAY BE CONNECTED IN PLACE OF 0.47 $\mu$ F CAPACITOR IF AVAILABLE.
  4. SEE OFFSET TRIMMING SECTION.

FIGURE 6. ECG Amplifier.




FIGURE 7. Driven Right-Leg ECG Amplifier.

patient is not grounded. Instead, the right-leg electrode is connected to the output of an auxiliary operational amplifier as shown in Figure 7. In this circuit, the common-mode voltage on the body is sensed by the two averaging resistors  $R_1$  and  $R_2$ , inverted, amplified, and fed back to the right-leg through resistor  $R_4$ . This negative feedback drives the common-mode voltage to a low value. The body's displacement current  $i_d$  does not flow to ground, but rather to the output circuit of  $A_3$ . This reduces the pickup as far as the ECG amplifier is concerned and effectively grounds the patient.

The value of  $R_4$  should be as large as practical to isolate the patient from ground. The resistors  $R_3$  and  $R_4$  may be selected by these equations:

$$R_3 = (R_1/2) (V_o/V_{CM}) \text{ and } R_4 = (V_{CM} - V_o)/i_d$$

$$(-10V \leq V_o \leq +10V \text{ and } -10V \leq V_{CM} \leq +10V)$$

where  $V_o$  is the output voltage of  $A_3$  and  $V_{CM}$  is the common-mode voltage between the inputs  $L_A$  and  $R_A$  and the input common at pin 3 of the 3656.

This circuit has the added benefit of having higher common-mode rejection than the circuit in Figure 6 (approximately 10dB improvement).

### BIPOLAR CURRENT OUTPUT

The three-port capability of the 3656 can be used to implement a current output isolation amplifier function, usually difficult to implement when grounded loads are involved. The circuit is shown in Figure 8 and the following equations apply:

$$G = I_{OUT}/V_{IN} = 1 + \frac{R_F}{R_A} \times \frac{R_2}{(R_1 + R_2) \cdot R_S}$$

$$I_{OUT} \leq \pm 2.5mA$$

$$V_L \leq \pm 4V \text{ (compliance)}$$

$$R_L \leq 1.6k\Omega$$

$$R_F + R_A = R_1 + R_2 \leq 2M\Omega$$

### CURRENT OUTPUT - LARGER UNIPOLAR CURRENTS

A more practical version of the current output function is shown in Figure 9. If the circuit is powered from a source greater than 15V as shown, a three-terminal regulator should be used to provide 15V for the pulse generator (pins 19 and 20). The input stage is configured as a unity gain buffer, although other configurations such as current input could be used. The circuit uses the isolation feature between the output stage and the primary power supply to generate the output current configuration that can work into a grounded load. Note that the output transistors can only drive positive current into the load. Bipolar current output would require a second transistor and dual supply.

### ISOLATED 4mA TO 20mA OUTPUT

Figure 10 shows the circuit of an expanded version of the isolated current output function. It allows any input voltage range to generate the 4mA to 20mA output excursion and is also capable of zero suppression. The "span" (gain) is adjusted by  $R_2$  and the "zero" (4mA output for minimum input) is set by the 200kΩ pot in the output stage. A three-terminal 5V reference is used to provide a stable 4mA operating point. The reference is




FIGURE 8. Bipolar Current Output.

connected to insert an adjustable bias between the demodulator output and the noninverting input of the output stage.

#### DIFFERENTIAL INPUT

Figure 11 shows the proper connections for differential input configuration. The 3656 is capable of operating in this input configuration only for floating loads (i.e., the source  $V_{IN}$  has no connection to the ground reference established at pin 3). For this configuration the usual  $2M\Omega$  resistor used in the input stage is split into two halves,  $R_{1+}$  and  $R_{1-}$ . The demodulator load (seen by pin 10 with respect to pin 3) is still  $2M\Omega$  for the floating load as shown. Notice pin 19 is common in Figure 11 whereas pin 20 is common in previous figures.

#### SERIES STRING SOURCE

Figure 12 shows a situation where a small voltage, which is part of a series string of other voltages, must be




FIGURE 9. Isolated 1 to  $5V_{IN}$  4 to  $20mA I_{OUT}$ .

measured. The basic problem is that the small voltage to be measured is  $500V$  above the system ground (i.e., a system common-mode voltage of  $500V$  exists). The circuit converts this system CMV to an amplifier isolation mode voltage. Thus, the isolation voltage ratings and isolation-mode rejection specifications apply.

#### IMPROVED INPUT CHARACTERISTICS

In situations where it is desired to have better DC input amplifier characteristics than the 3656 normally provides it is possible to add a precision operational amplifier as shown in Figure 13. Here the instrumentation grade Burr-Brown 3510 is supplied from the isolated power of the input stage. The 3656 is configured as a unity-gain buffer. The gain of the 3510 stage must be chosen to limit its full scale output voltage to  $5V$  and avoid overdriving the 3656's demodulators. Since the 3656 draws a




FIGURE 10. Isolated  $4mA$  to  $20mA I_{OUT}$ .




FIGURE 11. Differential Input, Floating Source.

significant amount of supply current, extra filtering for the input supply is required as shown ( $2 \times 0.47\mu\text{F}$ ).




FIGURE 12. Series Source.

between the 3656 and sensitive components may not give sufficient attenuation by itself. In these applications the use of an electromagnetic shield is a must. A shield, Burr-Brown 100MS, is specially designed for use with the 3656 package. Note that the offset voltage appearing at pin 15 may change by 4mV to 12mV with use of the shield; however, this can be trimmed (see Offset Trimming section).

## ELECTROMAGNETIC RADIATION

The transformer coupling used in the 3656 for isolation makes the 3656 a source of electromagnetic radiation unless it is properly shielded. Physical separation





FIGURE 13. Isolator for Low-Level Signals.

# ANALOG CIRCUIT FUNCTIONS



Analog circuits act as building blocks with which to perform a variety of instrumentation, computation, and control functions. They provide a broad range of versatile, proven, and ready to use computational function circuits for the designer to use in developing simple or complex systems. The analog circuit functions include multipliers, dividers, multifunction converters, true rms-to-DC converters, logarithmic amplifiers, voltage and window comparators, peak detectors, precision oscillators, and filters. The multifunction converter also provide multiply, divide, square root, exponentiate, roots, sine, cosine, arctangent, vector magnitude RMS-to-DC and logarithmic amplifier functions.

The availability of these relatively complex functions as precise, versatile, easy-to-use, low-cost building blocks has broadened the scope of practical analog circuit systems and greatly simplified analog circuit designs. The names of most analog circuit functions are self-explanatory and describe the main functions they perform.

The functions are used mostly for processing (handing) and/or conditioning of analog signals, and usually (though not always) for simulation of algebraic and/or trigonometrically expressed analog computations. The variety of applications these functions are effectively used for, are limited only by the designer's creative imagination. Some of the interesting applications where analog circuit functions have found wide acceptance are listed in the table on the following page.

<b>Types of Applications</b>	<b>Recommended Analog Circuit Function</b>
Analog simulation. Algebraic and trigonometric computations. Power series approximation, function fitting and linearizing Analog wave shaping.	Multiplier, Divider, Multifunction Converter, Logarithmic Amplifier, Oscillator.
VCO and AGC applications.	Multiplier, Divider.
Vector computation.	Multifunction Converter, Multiplier.
Power and energy measurements.	Multiplier, RMS-to-DC Converter.
Modulation and demodulation.	Multiplier, Divider.
Signal compression.	Logarithmic Amplifier.
Log-antilog-log ratio computations.	Logarithmic Amplifier.
Light-related measurements.	Logarithmic Amplifier.
Analog signal conditioning.	All circuit functions.
Instrumentation and control systems.	All circuit functions.
Variety of test equipment.	All circuit functions.
Transducer excitation	Oscillator.
Signal reference.	Oscillator.
Alarm circuits.	Voltage and Window Comparators.
Bang-bang control applications.	Voltage and Window Comparators.
Control of limit stops.	Voltage and Window Comparators.
Analog memory and peak detection.	Peak Detection.

# SELECTION GUIDE

## MULTIPLIERS/DIVIDERS

You can select accuracy from 0.25% to 2% max from this complete line of integrated circuit multipliers. Most provide full four-quadrant multiplication. All are laser-trimmed for accuracy—no trim pots

are needed to meet specified performance. These compact models bring the cost of high performance down to acceptable levels.

MULTIPLIERS/DIVIDERS									
Model <sup>(1)</sup>	Transfer Function	Error at 25°C, max (%)	Temperature Coefficient (%/°C)	Feed-through (mV)	Offset Voltage (mV)	1% Bandwidth (kHz)	Temp Range <sup>(2)</sup>	Package	Page
MPY100A	$[(X_1 - X_2)(Y_1 - Y_2)/10] + Z_2$	±2	0.017	100	50	70	Ind	TO-100	4-23
MPY100B	*	±1	0.008	30	10	70	Ind	TO-100	4-23
MPY100C	*	±0.5	0.008	30	7	70	Ind	TO-100	4-23
MPY100S	*	±0.5	0.025	30	7	70	MIL	TO-100	4-23
MPY534JH	*	±1.0	0.022	0.3%	5	3MHz	Com	TO-100	4-31
MPY534JD	*	±1.0	0.022	0.3%	5	3MHz	Com	DIP	4-31
MPY534KH	*	±0.5	0.015	0.15%	2	3MHz	Com	TO-100	4-31
MPY534KD	*	±0.5	0.015	0.15%	2	3MHz	Com	DIP	4-31
MPY534LH	*	±0.25	0.008	0.05%	2	3MHz	Com	TO-100	4-31
MPY534LD	*	±0.25	0.008	0.05%	2	3MHz	Com	DIP	4-31
MPY534SH	*	±1.0	0.02	0.3%	5	3MHz	MIL	TO-100	4-31
MPY534SD	*	±1.0	0.02	0.3%	5	3MHz	MIL	DIP	4-31
MPY534TH	*	±0.5	0.01	0.15%	2	3MHz	MIL	TO-100	4-31
MPY534TD	*	±0.5	0.01	0.15%	2	3MHz	MIL	DIP	4-31
MPY634AM	*	±1.0	0.022	0.3%	5	10MHz	Ind	TO-100	4-38
MPY634BM	*	±0.5	0.015	0.15%	2	10MHz	Ind	TO-100	4-38
MPY634SM	*	±1.0	0.02	0.3%	5	10MHz	MIL	TO-100	4-38
MPY634KP	*	±2.0	0.03	0.3%	25	10MHz	Ind	DIP	4-38
4203J	XY/10	2	0.04	50	20	40	Com	TO-100	4-97
4203K	*	1	0.04	50	20	40	Com	TO-100	4-97
4203S, (Q)	*	1	0.04	50	20	40	MIL	TO-100	4-97
4204J	XY/10	0.5	0.01	10	15	32	Ind	DIP	4-99
4204K	*	0.5	0.01	5	5	33	Ind	DIP	4-99
4204S, (Q)	*	0.25	0.02	5	5	33	MIL	DIP	4-99
4205J	$(X_1 - X_2)(Y_1 - Y_2)/10$	2	0.04	50	20	40	Com	TO-100	4-97
4205K	*	1	0.04	50	20	40	Com	TO-100	4-97
4205S, (Q)	*	1	0.04	50	20	40	MIL	TO-100	4-97
4206J	XY/10	0.5	0.01	10	15	33	Com	DIP	4-99
4206K	*	0.25	0.01	5	5	33	Com	DIP	4-99
4213AM, (Q)	$[(X_1 - X_2)(Y_1 - Y_2)/10] + Z$	1	0.008	30	10	70	Ind	TO-100	4-105
4213BM	*	0.5	0.008	30	7	70	Ind	TO-100	4-105
4213SM	*	0.5	0.008	30	7	70	MIL	TO-100	4-105
4213/MIL Series See Military Products, section 12.									
4214AP	$[(X_1 - X_2)(Y_1 - Y_2)/10] + Z$	1	0.02	30	10	70	Ind	DIP	4-109
4214BP	*	0.5	0.02	30	7	70	Ind	DIP	4-109
4214RM	*	1	0.02	30	10	70	Ind	DIP	4-109
4214SM	*	0.5	0.02	30	7	70	Ind	DIP	4-109

\*Same as model above.

NOTES: (1) "(Q)" indicates product also available with screening for increased reliability. See High Reliability Screening, section 12. (2) Com = 0°C to +70°C; Ind = -25°C to +85°C; MIL = -55°C to +125°C.

## SPECIAL FUNCTIONS

This group of models offers many different functions that are the quick, easy way to solve a wide variety of analog computational

problems. Most are in integrated circuit packages and are laser-trimmed for excellent accuracy.

SPECIAL FUNCTIONS						
Function	Model	Description	Comments	Temp Range <sup>(1)</sup>	Package	Page
Multifunction Converter	4302	Y(Z/X) <sup>m</sup> This function may be used to multiply, divide, raise to powers, take roots and form sine and cosine functions.	Plastic package.	Ind	DIP	4-111
	LOG100JP	K Log (I <sub>1</sub> /I <sub>2</sub> )	Optimized for log ratio of current inputs. Specified over six decades of input (1nA to 1mA), 55mV total error, 0.25% log conformity.	Com	DIP	4-15
Logarithmic Amplifier	4127JG	K Log (I <sub>1</sub> /I <sub>REF</sub> )	A more versatile part which contains an internal reference and a current inverter. 1% and 0.5% accuracy.	Com	DIP	4-90
	4127KP			Com	DIP	4-90
$\sqrt{\frac{1}{T} \int_0^T E_{in}^2(t) dt}$	4340	True rms-to-DC conversion based on a log-antilog computational approach.	Laser-trimmed, requires no external trimming for rated accuracy. Hermetically sealed in a metal package.	Ind	DIP	4-117
	4341	True rms-to-DC conversion based on a log-antilog computational approach.	Some external trimming required. Lower cost in plastic package. Pin compatible with 4340.	Ind	DIP	4-119
Peak Detector	4085BM	These are analog memory circuits which hold and provide read-out of a DC voltage equal to peak value of a complex input waveform.	Digital mode control provides reset capability and allows selection of peaks within a desired time interval. May be used to make peak-to-peak detector.	Com	DIP	4-82
	4085KG			Ind	DIP	4-82
	4085SM			MIL	DIP	4-82
Window Comparator	4115/04	Provides a window or dual limit for comparison. Unit has 3 inputs: one for a voltage that sets upper limit, one for a voltage that sets lower limit, and one for a signal input.	The 3 outputs are capable of sinking up to 200mA of current, indicating if the input voltage is above, below, or in the window.	Com	Module	4-88

NOTES: (1) Com = 0 to +70°C; Ind = -25°C to +85°C; MIL = -55°C to +125°C.

## DIVIDERS

The use of a special log/antilog committed divider design overcomes the major problem encountered when trying to use a multiplier in a

divider circuit. Outstanding accuracy is maintained even at very low denominator voltages.

DIVIDERS									
Model	Transfer Function	Input Range	Accuracy, max. D = 250mV (%)	Temperature Coefficient (%/°C)	0.5% Bandwidth (kHz)	Rated Output, min	Temp Range <sup>(1)</sup>	Package	Page
DIV100HP	N/D 10	250mV	1.0	0.2	15	±10V, ±5mA	Ind	DIP	4-7
DIV100JP	N/D 10	to	0.5	0.2	15	±10V, ±5mA	Ind	DIP	4-7
DIV100KP	N/D 10	10V	0.25	0.2	15	±10V, ±5mA	Ind	DIP	4-7

NOTES: (1) Ind = -25°C to +85°C.

## FREQUENCY PRODUCTS

This group of products consists of precision oscillators and active

filters for both signal generation and attenuation. Both fixed frequency and user selected frequency units are available.

FREQUENCY PRODUCTS						
Function	Model	Description	Comments	Temp Range <sup>(1)</sup>	Package	Page
Oscillator	4023/25	Fixed-frequency (customer-specified, 10Hz to 20kHz) provides a low distortion, stable amplitude sine wave output.	Frequency stability vs temperature: 0.04%/°C max. Amplitude stability vs temperature: 0.02%/°C max.	Ind	Module	4-80
	4423	Very-low cost in plastic package. Provides resistor programmable quadrature outputs (sine and cosine wave outputs simultaneously available).	Frequency range: 0.002Hz to 20kHz. Frequency stability: 0.01%/°C. Quadrature phase error: ±0.1%.	Com	DIP	4-123
Universal Active Filter	UAF41	These filters provide a complex pole pair. Based on state variable approach, low-pass, high-pass and bandpass outputs are available.	Add only resistors to determine pole location (frequency and Q). Easily cascaded for complex filter responses.	Ind	DIP	4-68
	UAF21			Ind	DIP	4-60
	UAF11			Ind	DIP	4-60

NOTES: (1) Com = 0 to +70°C; Ind = -25°C to +85°C. (2) Contact factory.



**VOLTAGE REFERENCE**

This product is a precision voltage reference which provides a +10V

output. The output can be adjusted with minimal effect on drift or stability.

VOLTAGE REFERENCE								
Model	Output (V)	Minimum Output (mA)	Maximum Drift (ppm/°C)	Power Supply		Temp Range <sup>(1)</sup>	Package	Page
				(V)	(mA)			
REF10KM	+10.000 ±0.005	10	1	+13.5/35	4.5	Com	TO-99	4-46
REF10JM	+10.000 ±0.005	10	2	+13.5/35	4.5	Com	TO-99	4-46
REF10SM	+10.000 ±0.005	10	3	+13.5/35	4.5	MIL	TO-99	4-46
REF10RM	+10.000 ±0.005	10	6	+13.5/35	4.5	MIL	TO-99	4-46
REF101KM	+10.000 ±0.005	10	1	+13.5/35	4.5	Com	TO-99	4-52
REF101JM	+10.000 ±0.005	10	2	+13.5/35	4.5	Com	TO-99	4-52
REF101SM	+10.000 ±0.005	10	3	+13.5/35	4.5	MIL	TO-99	4-52
REF101RM	+10.000 ±0.005	10	6	+13.5/35	4.5	MIL	TO-99	4-52

NOTES: (1) Com = 0 to +70°C; MIL = -55°C to +125°C.

# GLOSSARY OF TERMS & DEFINITIONS

## Analog Circuit Functions

### ABSOLUTE-VALUE CIRCUIT

A circuit that produces a unipolar output signal equal to the magnitude or absolute value of a bipolar input signal.

### ACCURACY

The deviation from the ideal output voltage defined as a percent of full scale output voltage.

### COMPARATOR

A device with two stable output states which signal if an input current or voltage has crossed a threshold. The threshold may be set by one or more other currents or voltages, either fixed or variable.

### CREST FACTOR

The ratio of the peak value of a time-varying signal to its rms value.

### CURRENT LIMITING

Limiting the output current supplied by a circuit for protection purposes.

### FEEDBACK

The return of a portion of the output signal from a device to the input of the device.

### FEEDTHROUGH

The input offset parameter applicable to multipliers. It is the output voltage when voltage is applied to one input of the multiplier and the other input is at zero.

### FULL POWER FREQUENCY RESPONSE

The maximum frequency at which the output will swing full scale peak-to-peak voltage into a rated load without significant distortion of the output.

### HYSTERESIS

The transfer response lag of comparators controlled by

positive feedback and resulting in different trip points for the two directions of output transition.

### LOGARITHMIC AMPLIFIER

An amplifier which develops an output voltage that is proportional to the logarithm of the input signal.

### OUTPUT OFFSET

The output voltage when the inputs are grounded.

### RMS

The root-mean-square value of a time-varying signal  $E(t)$  over a time period of  $T$  is

$$E_{rms} = \sqrt{1/T \int_0^T [E(t)]^2 dt}$$

### RMS CONVERTER

A circuit that develops a DC output voltage equal in rms value to an input signal of arbitrary waveform.

### SETTLING TIME

The time required for the output to respond to a step input and to settle within some specified error band around the output final value.

### SLEW RATE

The maximum rate of change of an output voltage when supplying the rated output.

### SMALL SCALE FREQUENCY RESPONSE

The -3dB output frequency for a small AC signal (normally 1V, p-p) input. For multipliers, one input may be held at +10VDC or -10VDC and the other input held at small AC signal.

### WINDOW COMPARATOR

A comparator that detects levels within a set range or window rather than simply distinguishing between levels above and below a set point.

## ANALOG DIVIDER

### FEATURES

- **HIGH ACCURACY**  
0.25% maximum error, 40:1 denominator range
- **TWO-QUADRANT OPERATION**  
Dedicated log-antilog technique
- **EASY TO USE**  
Laser-trimmed to specified accuracy - no external resistors needed
- **LOW COST**
- **DIP PACKAGE**

### APPLICATIONS

- **DIVISION**
- **SQUARE ROOT**
- **RATIOMETRIC MEASUREMENT**
- **PERCENTAGE COMPUTATION**
- **TRANSDUCER AND BRIDGE LINEARIZATION**
- **AUTOMATIC LEVEL - AND GAIN - CONTROL**
- **VOLTAGE CONTROLLED AMPLIFIERS**
- **ANALOG SIMULATION**


### DESCRIPTION

The DIV100 is a precision two-quadrant analog divider offering superior performance over a wide range of denominator input. Its accuracy is nearly two orders of magnitude better than multipliers used for division. It consists of four operational amplifiers and logging transistors integrated into a single monolithic circuit and a laser-trimmed, thin-film resistor network. The electrical characteristics of these devices offer the user guaranteed accuracy without the need for external adjustment - the DIV100 is a complete, single package analog divider.

For those applications requiring higher accuracy than the DIV100 specifies the capability for optional adjustment is provided. These adjustments allow the user to set scale factor, feedthrough, and output-referred offsets for the lowest total divider error.

The DIV100 also gives the user a precision, temperature-compensated reference voltage for external use.

Designers of industrial process control systems, analytical instruments, or biomedical instrumentation will find the DIV100 easy to use and also a low cost, but highly accurate solution to their analog divider applications.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

# SPECIFICATIONS

## ELECTRICAL

Specifications at  $T_A = +25^\circ\text{C}$  and  $\pm V_{CC} = 15\text{VDC}$  unless otherwise noted.

MODEL	CONDITIONS	DIV100HP			DIV100JP			DIV100KP			UNITS									
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX										
<b>TRANSFER FUNCTION</b>		$V_O = 10N/D$																		
<b>ACCURACY</b> $R_L \geq 10\text{k}\Omega$																				
Total Error																				
Initial	$0.25V \leq D \leq 10V, N \leq  D $ $1V \leq D \leq 10V, N \leq  D $ $0.25V \leq D \leq 1V, N \leq  D $		0.7	1.0		0.3	0.5		0.2	0.25	% FSO <sup>(1)</sup>									
vs. Temperature			0.02	0.05 <sup>(2)</sup>		*	*		*	*	% FSO/ $^\circ\text{C}$									
vs. Supply			0.06	0.2 <sup>(2)</sup>		*	*		*	*	% FSO/ $^\circ\text{C}$									
Warm-up time to rated performance			0.15			*			*		% FSO/%									
			5			*			*		Minutes									
<b>AC PERFORMANCE</b> $D = +10V$																				
Small-Signal Bandwidth	-3dB		350		*				*		kHz									
0.5% Amplitude Error	Small-Signal		15		*				*		kHz									
0.57° Vector Error	Small-Signal		1000		*				*		Hz									
Full-Power Bandwidth	$V_O = \pm 10V, I_O = \pm 5\text{mA}$		30		*				*		kHz									
Slew Rate	$V_D = \pm 10V, I_O = \pm 5\text{mA}$		2		*				*		V/ $\mu\text{sec}$									
Settling Time	$\epsilon = 1\%, \Delta V_O = 20V$		15		*				*		$\mu\text{sec}$									
Overload Recovery	50% Output Overload		4		*				*		$\mu\text{sec}$									
<b>INPUT CHARACTERISTICS</b>																				
Input Voltage Range																				
Numerator	$N \leq  D $	$\pm 10$			*				*		V									
Denominator	$D \geq +250\text{mV}$	$+10$			*				*		V									
Input Resistance	Either Input		25		*				*		k $\Omega$									
<b>OUTPUT CHARACTERISTICS</b>																				
Full-Scale Output (FSO)			$\pm 10$		*				*		V									
Rated Output					*				*		V									
Voltage	$I_O = \pm 5\text{mA}$	$\pm 10$			*				*		V									
Current	$V_O = \pm 10V$	$\pm 5$			*				*		mA									
Current Limit					*				*		mA									
Positive			15	20 <sup>(2)</sup>	*				*		mA									
Negative			19	23 <sup>(2)</sup>	*				*		mA									
<b>OUTPUT NOISE VOLTAGE</b> $N = 0V$																				
$f_B = 10\text{Hz to } 10\text{kHz}$																				
$D = +10V$			370		*				*		$\mu\text{V, rms}$									
$D = +250\text{mV}$			1		*				*		mV, rms									
<b>REFERENCE VOLTAGE CHARACTERISTICS</b> $R_L = 10\text{M}\Omega$																				
Output Voltage																				
Initial	$\text{At } +25^\circ\text{C}$	$6.3^{(2)}$	$6.6$	$6.9^{(2)}$	*	*	*	*	*	*	V									
vs. Supply												$\pm 25$								$\mu\text{V/V}$
Temperature Coefficient												$\pm 50$								ppm/ $^\circ\text{C}$
Output Resistance			3		*				*		k $\Omega$									
<b>POWER SUPPLY REQUIREMENTS</b>																				
Rated Voltage			$\pm 15$		*				*		VDC									
Operating Range	Derated Performance	$\pm 12$		$\pm 20$	*				*		VDC									
Quiescent Current					*				*		mA									
Positive Supply			5	7 <sup>(2)</sup>	*				*		mA									
Negative Supply			8	10 <sup>(2)</sup>	*				*		mA									
<b>AMBIENT TEMPERATURE RANGE</b>																				
Specification			0	$+70$	*				*		$^\circ\text{C}$									
Operating Range	Derated Performance		$-25$	$+85$	*				*		$^\circ\text{C}$									
Storage			$-40$	$+85$	*				*		$^\circ\text{C}$									

\*Same as DIV100HP.


NOTES: (1) FSO is the abbreviation for Full Scale Output. (2) This parameter is untested and is not guaranteed. This specification is established to a 90% confidence level. (3) See General Information section for discussion. (4) For supply voltages less than  $\pm 20\text{VDC}$ , the absolute maximum input voltage is equal to the supply voltage. (5) Short-circuit may be to ground only. Rating applies to an ambient temperature of  $+38^\circ\text{C}$  at rated supply voltage.

### ABSOLUTE MAXIMUM RATINGS

Supply	$\pm 20\text{VDC}$
Internal Power Dissipation <sup>(3)</sup>	600mW
Input Voltage Range <sup>(4)</sup>	$\pm 20\text{VDC}$
Storage Temperature Range	$-55^\circ\text{C to } +125^\circ\text{C}$
Operating Temperature Range	$-25^\circ\text{C to } +85^\circ\text{C}$
Lead Temperature (soldering, 10 seconds)	$+300^\circ\text{C}$
Output Short-Circuit Duration <sup>(3)(5)</sup>	Continuous
Junction Temperature	$+175^\circ\text{C}$


# TYPICAL PERFORMANCE CURVES

$T_A = +25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.



## PIN CONFIGURATION

1. Gain Error Adjust
2. Output
3. -Vcc
4. D Input Offset Adjust
5. Internally Connected to Pin 1
6. Internally Connected to Pin 14
7. Internally Connected to Pin 8
8. Reference Voltage
9. Denominator (D) Input
10. Common
11. N Input Offset Adjust
12. Output Offset Adjust
13. Numerator (N) Input
14. +Vcc




(Bottom View)

## MECHANICAL


ORDER NUMBER: {  
 DIV100HP  
 DIV100JP  
 DIV100KP

CASE: Epoxy  
 WEIGHT: 2.7 Grams  
 CONNECTOR: 0145MC

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.790	.810	20.07	20.57
B	.490	.510	12.45	12.95
C	.190	.260	4.83	6.60
D	.018	.021	0.46	0.53
G	.100 BASIC		2.54 BASIC	
H	.080	.115	2.03	2.92
K	.130	.300	3.30	7.62
L	.300 BASIC		7.62 BASIC	
R	.080	.115	2.03	2.92



NOTE:  
 Leads in true position within  
 $0.010" \pm 0.25\text{mm}$  R at MMC at  
 seating plane.  
 Denotes Pin 1



Pin numbers shown for  
 reference only. Numbers are  
 not marked on package.

## DEFINITIONS

### TRANSFER FUNCTION

The ideal transfer function for the DIV100 is:

$$V_{out} = 10 N / D$$

where: N = Numerator input voltage

D = Denominator input voltage

10 = Internal scale factor

Figure 1 shows the operating region over the specified numerator and denominator ranges. Note that below the minimum denominator voltage (250mV) operation is undefined.




FIGURE 1. Operating Region.

### ACCURACY

Accuracy is specified as a percentage of full-scale output (FSO). It is derived from the total error specification.

### TOTAL ERROR

Total error is the deviation of the actual output from the ideal quotient  $10N/D$  expressed in percent of FSO(10V); e.g., for the DIV100K:

$$V_{out (actual)} = V_{out (ideal)} \pm \text{total error,}$$

where: Total error = 0.25% FSO = 25mV.

It represents the sum of all error terms normally associated with a divider: numerator nonlinearity, denominator nonlinearity, scale-factor error, output-referred numerator and denominator offsets, and the offset due to the

output amplifier. Individual errors are not specified because it is their sum that affects the user's application.

### SMALL-SIGNAL BANDWIDTH

Small-signal bandwidth is the frequency the output drops to 70% (-3dB) of its DC value. The input signal must be low enough in amplitude to keep the divider's output from becoming slew-rate limited. A rule-of-thumb is to make the output voltage 100mV, p-p, when testing this parameter. Small-signal bandwidth is directly proportional to denominator magnitude as described in the Typical Performance Curves.

### 0.5% AMPLITUDE ERROR

At high frequencies the input-to-output relationship is a complex function that produces both a magnitude and vector error. The 0.5% amplitude error is the frequency at which the magnitude of the output drops 0.5% from its DC value.

### 0.57° VECTOR ERROR

The 0.57° vector error is the frequency at which a phase error of 0.01 radians occurs. This is the most sensitive measure of dynamic error of a divider.

### LINEARITY

Defining linearity for a nonlinear device may seem unnecessary; however, by keeping one input constant the output becomes a linear function of the remaining input. The denominator is the input that is held fixed with a divider. Nonlinearities in a divider add harmonic distortion to the output in the amount of:

$$\text{Percent Distortion} \approx \frac{\text{Percent Nonlinearity}}{\sqrt{2}}$$

### FEEDTHROUGH

Feedthrough is the signal at the output for any value of denominator within its rated range, when the numerator input is zero. Ideally the output should be zero under this condition.

## GENERAL INFORMATION

### WIRING PRECAUTIONS

In order to prevent frequency instability due to lead inductance of the power supply lines, each power supply should be bypassed. This should be done by connecting a 10μF tantalum capacitor in parallel with a 1000pF ceramic capacitor from the +V<sub>CC</sub> and -V<sub>CC</sub> pins to the power supply common. The connection of these capacitors should be as close to the DIV100 as practical.

### CAPACITIVE LOADS

Stable operation is maintained with capacitive loads of up to 1000pF, typically. Higher capacitive loads can be driven if a 22Ω carbon resistor is connected in series with the DIV100's output.

### OVERLOAD PROTECTION

The DIV100 can be protected against accidental power supply reversal by putting a diode (1N4001, type) in series with each power supply line as shown in Figure 2. This precaution is necessary only in power systems that momentarily reverse polarity during turn-on or turn-off.

If this protection circuit is used, the accuracy of the DIV100 will be degraded by the power supply sensitivity specification. No other overload protection circuit is necessary. Inputs are internally protected against overvoltages and they are current-limited by at least a 10kΩ series resistor. The output is protected against short circuits to power supply common only.




FIGURE 2. Overload Protection Circuit.

### STATIC SENSITIVITY

No special handling is required. The DIV100 does not use MOS-type transistors. Furthermore, all external leads are protected by resistors against low energy electrostatic discharge (ESD).

### INTERNAL POWER DISSIPATION




FIGURE 3. DIV100 Thermal Model.

Figure 3 is the thermal model for the DIV100 where:

$$P_{DQ} = \text{Quiescent Power Dissipation}$$

$$= | +V_{CC} | I_{\text{QUIESCENT}} + | -V_{CC} | I_{\text{QUIESCENT}}$$

$$P_{DX} = \text{Worst case power dissipation in the output transistor}$$

$$= V_{CC}^2 4R_{\text{LOAD}} \text{ (for normal operation)}$$

$$= V_{CC} I_{\text{output limit}} \text{ (for short-circuit)}$$

## THEORY OF OPERATION

The DIV100 is a log-antilog divider consisting of four operational amplifiers and four logging transistors integrated into a single monolithic circuit. Its basic principal of operation can be seen by an analysis of the circuit in Figure 4.




FIGURE 4. One-Quadrant Log-Antilog Divider.

The logarithmic equation for a bipolar transistor is:

$$V_{BE} = V_T \ln(I_c/I_s) \quad (1)$$

$T_J$  = Junction Temperature (output loaded)  
 $T_J^*$  = Junction Temperature (no load)  
 $T_C$  = Case Temperature  
 $T_A$  = Ambient Temperature  
 $\theta$  = Thermal Resistance

This model is obviously not the simple one power source model that most linear device manufacturers give. It is, however, a more accurate model for a multidevice monolithic or hybrid integrated circuit.

The model in Figure 3 must be used in conjunction with the DIV100's absolute maximum ratings of internal power dissipation and junction temperature to determine the derated power dissipation capability of the package.

As an example of how to use this model, consider this problem:

Determine the highest ambient temperature at which the DIV100 may be operated with a continuous short circuit to ground.  $V_{CC} = \pm 15\text{VDC}$ .

$$P_{D(\text{max})} = 600\text{mW}, T_{J(\text{max})} = +175^\circ\text{C}$$

$$T_A = T_{J(\text{max})} - P_{DQ}(\theta_2 + \theta_3) - P_{DX(\text{short=circuit})}(\theta_1 + \theta_2 + \theta_3)$$

$$= 175^\circ\text{C} - 18^\circ\text{C} - 119^\circ\text{C} = 38^\circ\text{C}$$

$$P_{D(\text{actual})} = P_{DQ} + P_{DX(\text{short=circuit})} \leq P_{D(\text{max})}$$

$$= 255\text{mW} + 345\text{mW} = 600\text{mW}$$

The conclusion is that the device will withstand a short-circuit up to  $T_A = +38^\circ\text{C}$  without exceeding either the  $175^\circ\text{C}$  or  $600\text{mW}$  absolute maximum limits.

### LIMITING OUTPUT VOLTAGE SWING

The negative output voltage swing should be limited to  $\pm 11\text{V}$ , maximum, to prevent polarity inversion and possible system instability. This should be done by limiting the input voltage range.

where:  $V_T = kT/q$

$k$  = Boltzmann's constant =  $1.381 \times 10^{-23}$

$T$  = Absolute temperature in degrees Kelvin

$q$  = Electron charge =  $1.602 \times 10^{-19}$

$I_c$  = Collector current

$I_s$  = Reverse saturation current

Applying equation (1) to the four logging transistors gives:

For  $Q_1$ :

$$V_{REF} = V_R - V_F = V_T[\ln(V_{REF}/R_X) - \ln I_c]$$

This leads to:

$$V_1 = -V_T[\ln(V_{REF}/R_X) - \ln I_c]$$

For  $Q_2$ :

$$V_1 - V_2 = V_T[\ln(V_N/R_N) - \ln I_s]$$

For  $Q_3$ :

$$V_3 = -V_T[\ln(V_D/R_D) - \ln I_s]$$

We have now taken the logarithms of the input voltage  $V_{REF}$ ,  $V_N$ , and  $V_D$ . Applying equation (1) to  $Q_4$  gives:

$$V_3 - V_2 = V_T[\ln(V_O/R_O) - \ln I_s]$$

Assume  $V_T$  and  $I_s$  are the same for all four transistors (a reasonable assumption with a monolithic IC). Solving




FIGURE 5. DIV100 Two-Quadrant Log-Antilog Circuit.

this last equation in terms of the previously defined variables and taking the antilogarithm of the result yields:

$$V_o = \frac{V_{REF} V_N R_o R_D}{V_D R_X R_N} \quad (2)$$

In the DIV100  $V_{REF} = 6.6V$ ,  $R_o = R_N = R_D$ , and  $R_X$  is such that the transfer function is:

$$V_o = 10 N / D \quad (3)$$

where: N = Numerator Voltage  
D = Denominator Voltage

Figure 5 is a more detailed circuit diagram for the DIV100. In addition to the circuitry included in Figure 3, it also shows the resistors ( $R_3$ ,  $R_4$ ,  $R_8$ ,  $R_9$ , and  $R_{10}$ ) used for level-shifting. This converts the DIV100 to a two-quadrant divider.

The implementation of the transfer function is equation (3) is done using devices with real limitations. For example, the value of the D input must always be positive. If it isn't,  $Q_3$  will no longer conduct,  $A_3$  will become open loop, and its output and the DIV100 output will saturate. This limitation is further restricted in that if the D input is less than +250mV the errors will become substantial. It will still function, but its accuracy will be less.

Still another limitation is the value of the N input must always be equal to or less than the absolute value of the D input. From equation (3) it can be seen that if this

limitation is not met  $V_o$  will try to be greater than the 10V output voltage limit of  $A_4$ .

A limitation that may not be obvious is the effect of source resistance. If the numerator or denominator inputs are driven from a source with more than 10Ω of output resistance, the resultant voltage divider will cause a significant output error. This voltage divider is formed by the source resistance and the DIV100 input resistance. With  $R_{SOURCE} = 10\Omega$  and  $R_{INPUT(DIV100)} = 25k\Omega$  an error of 0.04% results. This means that the best performance of the DIV100 is obtained by driving its inputs from operational amplifiers.

Note that the reference voltage is brought out to pins 7 and 8. This gives the user a precision, temperature-compensated reference for external use. Its open-circuit voltage is +6.6VDC,  $\pm 0.075V$ , typically. Its Thevenin equivalent resistance is 3kΩ. Since the output resistance is a relatively high value, an operational amplifier is necessary to buffer this source as shown in Figure 6. The external amplifier is necessary because current drawn through the 3kΩ resistor will effect the DIV100 scale factor.




FIGURE 6. Buffered Precision Voltage Reference.

## OPTIONAL ADJUSTMENTS

Figure 7 shows the connections to make to adjust the DIV100 for significantly better accuracy over its 40-to-1 denominator range.

The adjustment procedure is:

1. Begin with  $R_1$ ,  $R_2$ , and  $R_3$  set to their mid-position.
2. With  $|N| = D = 10.000V$ ,  $\pm 1mV$ , adjust  $R_1$  for  $V_o = +10.000V$ ,  $\pm 1mV$ . This sets the scale factor.
3. Set D to the minimum expected denominator voltage. With  $N = -D$ , adjust  $R_2$  for  $V_o = -10.000V$ . This adjusts the output referred denominator offset errors.
4. With D still at its minimum expected value, make  $N = D$ . Adjust  $R_3$  for  $V_o = 10.000V$ . This adjusts the output referred offset errors.
5. Repeat steps 2-4 until the best accuracy is obtained.




FIGURE 7. Connection Diagram for Optional Adjustments.



# TYPICAL APPLICATIONS

## CONNECTION DIAGRAM

Figure 8 is applicable to each application discussed in this section, except the square root mode.




FIGURE 8. Connection Diagram - Divide Mode.

## RATIOMETRIC MEASUREMENT

The DIV100 is useful for ratiometric measurements such as efficiency, elasticity, stress, strain, percent distortion, impedance magnitude, and fractional loss or gain. These ratios may be made for instantaneous, average, RMS, or peak values.

The advantage of using the DIV100 can be illustrated from the example shown in Figure 9.




FIGURE 9. Weighing System - Fractional Loss.

The LVDT (Linear Variable Differential Transformer) weigh cell measures the force exerted on it by the weight of the material in the container. Its output is a voltage proportional to:

$$W = \frac{Fg}{a}$$

where:  $W$  = Weight of material

$F$  = Force

$g$  = Acceleration due to gravity

$a$  = Acceleration (acting on body of weight  $W$ )

In a fractional loss weighing system the initial value of the material can be determined by the volume of the container and the density of the material. If this value is then held on the D-input to the DIV100 for some time interval, the DIV100 output will be a measure of the instantaneous fractional loss:

$$\text{LOSS (L)} = \frac{W_{\text{INSTANTANEOUS}}}{W_{\text{INITIAL}}}$$

Note that by using the DIV100 in this application the common physical parameters of  $g$  and  $a$  have been eliminated from the measurement, thus eliminating the need for precise system calibration.

The output from a ratiometric measuring system may also be used as a feedback signal in an adaptive process control system. A common application in the chemical industry is in the ratio control of a gas and liquid flow as illustrated in Figure 10.




FIGURE 10. Ratio Control of Water to Hydrochloric Gas

## PERCENTAGE COMPUTATION

A variation of the direct ratiometric measurements previously discussed is the need for percentage computation. In Figure 11 the DIV100 output varies as the percent deviation of the measured variable to the standard.




FIGURE 11. Percentage Computation.

## TIME AVERAGING

The circuit in Figure 12 overcomes the fixed averaging interval and crude approximation of more conventional time averaging schemes.




FIGURE 12. Time Averaging Computation Circuit.

## BRIDGE LINEARIZATION

The bridge circuit in Figure 13 is fundamental to pressure, force, strain and electrical measurements. It can have one or more active arms whose resistance is a function of the physical quantity, property, or condition that is being measured; e.g., force of compression. For the sake of explanation the bridge in Figure 13 has only one active arm.




FIGURE 13. Bridge Circuit.

The differential output voltage  $V_{BA}$  is:

$$V_{BA} = V_B - V_A = \frac{-V_{EX}\delta}{2(2 + \delta)}$$

a nonlinear function of the resistance change in the active arm. This nonlinearity limits the useful span of the bridge to perhaps  $\pm 10\%$  variation in the measured parameter.

Bridge linearization is accomplished using the circuit in Figure 14. The instrumentation amplifier converts the differential output to a single-ended voltage needed to drive the divider. The voltage-divider string makes the numerator and denominator voltages:

$$N = \frac{-V_{EX}\delta R_{IN}}{(2R_1 + 3R_{IN})(2 + \delta)}, \text{ and,}$$

$$D = \frac{2 V_{EX} R_{ID}}{(2R_1 + 3R_{ID})(2 + \delta)}, \text{ respectively,}$$

where:  $R_{IN}$  = DIV100 numerator input resistance  
 $R_{ID}$  = DIV100 denominator input resistance

Applying these voltages to the DIV100 transfer function gives:

$$V_o = 10N/D = \frac{(2R_1 + 3R_{ID})(R_{IN}\delta) 10}{(2R_1 + 3R_{IN})(2R_{ID})}$$

which reduces to:

$$V_o = -5\delta$$

if the divider's input resistances are equal.

The nonlinearity of the bridge has been eliminated and the circuit output is independent of variations in the excitation voltage.




FIGURE 14. Bridge Linearization Circuit.

### AUTOMATIC GAIN CONTROL

A simple AGC circuit using the DIV100 is shown in Figure 15. The numerator voltage may vary both positive and negative. The divider's output is half-wave rectified and filtered by  $D_1$ ,  $R_3$ , and  $C_2$ . It is then compared to the DC reference voltage. If a difference exists the integrator

sends a control signal to the denominator input to maintain a constant output, thus compensating for input voltage changes.




FIGURE 15. Automatic Gain Control Circuit.

### VOLTAGE-CONTROLLED FILTER

Figure 16 shows how to use the DIV100 in the feedback loop of an integrator to form a voltage-controlled filter. The transfer function is:

$$\frac{V_{out}(s)}{V_{in}(s)} = \frac{K}{\tau S + 1}$$

where:  $K = -R_2/R_1$

$$\tau = \frac{10 R_2 C}{V_{CONTROL}}$$

This circuit may be used as a single-pole low-pass active filter whose cutoff frequency is linearly proportional to the circuit's control voltage.




FIGURE 16. Voltage - Controlled Filter.

### SQUARE ROOT




FIGURE 17. Connection Diagram for Square Root Mode.


**Precision  
 LOGARITHMIC AND LOG RATIO AMPLIFIER**

**FEATURES**

- **HIGH ACCURACY**  
0.37% FSO max Total Error over 5 decades
- **GOOD LINEARITY**  
0.1% max Log Conformity over 5 decades
- **EASY TO USE**  
Pin-selectable Gains  
Internal Laser-trimmed Resistors
- **WIDE INPUT DYNAMIC RANGE**  
6 Decades, 1nA to 1mA

**APPLICATIONS**

- LOG, LOG RATIO AND ANTILOG COMPUTATIONS
- ABSORBANCE MEASUREMENTS
- DATA COMPRESSION
- OPTICAL DENSITY MEASUREMENTS
- DATA LINEARIZATION
- CURRENT AND VOLTAGE INPUTS



**DESCRIPTION**

The LOG100 uses advanced integrated circuit technologies to achieve high accuracy, ease of use, low cost, and small size. It is the logical choice for your logarithmic-type computations. The amplifier has guaranteed maximum error specifications over the full six-decade input range (1nA to 1mA) and for all possible combinations of  $I_1$  and  $I_2$ . Total error is guaranteed so that involved error computations are not necessary.

The circuit uses a specially designed compatible thin-film monolithic integrated circuit which contains amplifiers, logging transistors, and low drift thin-film resistors. The resistors are laser-trimmed for

maximum precision. FET input transistors are used for the amplifiers whose low bias currents (1pA typical) permit signal currents as low as 1nA while maintaining guaranteed total errors of 0.37% FSO maximum.

Because scaling resistors are self-contained, scale factors of 1V, 3V or 5V per decade are obtained simply by pin selections. No other resistors are required for log ratio applications. The LOG100 will meet its guaranteed accuracy with no user trimming. Provisions are made for simple adjustments of scale factor, offset voltage, and bias current if enhanced performance is desired.

## ELECTRICAL

## SPECIFICATIONS

Specifications at  $T_A = +25^\circ\text{C}$  and  $\pm V_{CC} = \pm 15\text{V}$  unless otherwise noted.

		LOG100JP			
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>TRANSFER FUNCTION</b>					
$V_{OUT} = K \text{ Log } (I_1/I_2)$					
Log Conformity Error <sup>(1)</sup>	Either $I_1$ or $I_2$				
Initial	1nA to 100 $\mu\text{A}$ (5 decades)		0.04	0.1	%
Over Temperature	1nA to 1mA (6 decades)		0.15	0.25	%
Accuracy	1nA to 100 $\mu\text{A}$ (5 decades)		0.002		%/ $^\circ\text{C}$
Temperature Coefficient	1nA to 1mA (6 decades)		0.001		%/ $^\circ\text{C}$
K Range <sup>(2)</sup>			1, 3, 5		V/decade
Accuracy			0.3		%
Temperature Coefficient			0.03		%/ $^\circ\text{C}$
<b>ACCURACY</b>					
Total Error <sup>(3)</sup>	K = 1, <sup>(4)</sup> Current Input Operation				
Initial	$I_1, I_2 = 1\text{mA}$			$\pm 55$	mV
	$I_1, I_2 = 100\mu\text{A}$			$\pm 30$	mV
	$I_1, I_2 = 10\mu\text{A}$			$\pm 25$	mV
	$I_1, I_2 = 1\mu\text{A}$			$\pm 20$	mV
	$I_1, I_2 = 100\text{nA}$			$\pm 25$	mV
	$I_1, I_2 = 10\text{nA}$			$\pm 30$	mV
	$I_1, I_2 = 1\text{nA}$			$\pm 37$	mV
vs Temperature	$I_1, I_2 = 1\text{mA}$		$\pm 0.20$		mV/ $^\circ\text{C}$
	$I_1, I_2 = 100\mu\text{A}$		$\pm 0.37$		mV/ $^\circ\text{C}$
	$I_1, I_2 = 10\mu\text{A}$		$\pm 0.28$		mV/ $^\circ\text{C}$
	$I_1, I_2 = 1\mu\text{A}$		$\pm 0.033$		mV/ $^\circ\text{C}$
	$I_1, I_2 = 100\text{nA}$		$\pm 0.28$		mV/ $^\circ\text{C}$
	$I_1, I_2 = 10\text{nA}$		$\pm 0.51$		mV/ $^\circ\text{C}$
	$I_1, I_2 = 1\text{nA}$		$\pm 1.26$		mV/ $^\circ\text{C}$
vs Supply	$I_1, I_2 = 1\text{mA}$		$\pm 4.3$		mV/V
	$I_1, I_2 = 100\mu\text{A}$		$\pm 1.5$		mV/V
	$I_1, I_2 = 10\mu\text{A}$		$\pm 0.37$		mV/V
	$I_1, I_2 = 1\mu\text{A}$		$\pm 0.11$		mV/V
	$I_1, I_2 = 100\text{nA}$		$\pm 0.61$		mV/V
	$I_1, I_2 = 10\text{nA}$		$\pm 0.91$		mV/V
	$I_1, I_2 = 1\text{nA}$		$\pm 2.6$		mV/V
<b>INPUT CHARACTERISTICS (of amplifiers A<sub>1</sub> and A<sub>2</sub>)</b>					
Offset Voltage					
Initial			$\pm 0.7$	$\pm 5$	mV
vs Temperature			$\pm 80$		$\mu\text{V}/^\circ\text{C}$
Bias Current					
Initial			1	5 <sup>(5)</sup>	pA
vs Temperature			doubles every 10 $^\circ\text{C}$		
Voltage Noise	10Hz to 10kHz, RTI		3		$\mu\text{V}$ , rms
Current Noise	10Hz to 10kHz, RTI		0.5		pA, rms
<b>AC PERFORMANCE</b>					
3dB Response <sup>(6)</sup> , $I_2 = 10\mu\text{A}$					
1nA	$C_C = 4500\text{pF}$		0.11		kHz
1 $\mu\text{A}$	$C_C = 150\text{pF}$		38		kHz
10 $\mu\text{A}$	$C_C = 150\text{pF}$		27		kHz
1mA	$C_C = 50\text{pF}$		45		kHz
Step Response <sup>(6)</sup>					
Increasing	$C_C = 150\text{pF}$				
1 $\mu\text{A}$ to 1mA			11		$\mu\text{sec}$
100nA to 1 $\mu\text{A}$			7		$\mu\text{sec}$
10nA to 100nA			110		$\mu\text{sec}$
Decreasing	$C_C = 150\text{pF}$				
1mA to 1 $\mu\text{A}$			45		$\mu\text{sec}$
1 $\mu\text{A}$ to 100nA			20		$\mu\text{sec}$
100nA to 10nA			550		$\mu\text{sec}$
<b>OUTPUT CHARACTERISTICS</b>					
Full Scale Output (FSO)		$\pm 10$			V
Rated Output					
Voltage	$I_{OUT} = \pm 5\text{mA}$	$\pm 10$			V
Current	$V_{OUT} = \pm 10\text{V}$	$\pm 5$			mA
Current Limit					
Positive			12.5		mA
Negative			15		mA
Impedance			0.05		$\Omega$
<b>POWER SUPPLY REQUIREMENTS</b>					
Rated Voltage			$\pm 15$		VDC
Operating Range	Degraded Performance	$\pm 12$		$\pm 18$	VDC
Quiescent Current			$\pm 7$	$\pm 9$	mA

## ELECTRICAL (CONTD)

Specifications at  $T_A = +25^\circ\text{C}$  and  $\pm V_{CC} = \pm 15\text{V}$  unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>AMBIENT TEMPERATURE RANGE</b>					
Specification		0		+70	$^\circ\text{C}$
Operating Range	Derated Performance	-40		+85	$^\circ\text{C}$
Storage		-40		+85	$^\circ\text{C}$

### NOTES:

- Log Conformity Error is the peak deviation from the best-fit straight line of the  $V_{OUT}$  vs  $\log I_{IN}$  curve expressed as a percent of peak-to-peak full scale output.
- May be trimmed to other values. See Applications section.
- The worst-case Total Error for any ratio of  $I_1/I_2$  is the largest of the two errors when  $I_1$  and  $I_2$  are considered separately.
- Total Error at other values of K is K times Total Error for K = 1.
- Guaranteed by design. Not directly measurable due to amplifier's committed configuration.
- 3dB and transient response are a function of both the compensation capacitor and the level of input current. See Performance Curves.

### ABSOLUTE MAXIMUM RATINGS

Supply	$\pm 18\text{V}$
Internal Power Dissipation	600mW
Input Current	10mA
Input Voltage Range	$\pm 18\text{V}$
Storage Temperature Range	$-55^\circ\text{C}$ to $+125^\circ\text{C}$
Lead Temperature (soldering 10 seconds)	$+300^\circ\text{C}$
Output Short-circuit Duration	Continuous to ground
Junction Temperature	$175^\circ\text{C}$

### SCALE FACTOR PIN CONNECTIONS

K, V/decade	Connections
5	5 to 7
3	4 to 7
1.9	4 and 5 to 7
1	3 to 7
0.85	3 and 5 to 7
0.77	3 and 4 to 7
0.68	3 and 4 and 5 to 7


### PIN CONFIGURATION

- $I_1$  INPUT
- SCALE FACTOR TRIM
- K = 1
- K = 3
- K = 5
- +V<sub>CC</sub>
- OUTPUT
- NO INTERNAL CONNECTION
- V<sub>CC</sub>
- COMMON
- NO INTERNAL CONNECTION
- NO INTERNAL CONNECTION
- NO INTERNAL CONNECTION
- $I_2$  INPUT

14	1
13	2
12	3
11	4
10	5
9	6
8	7

Bottom View

### MECHANICAL




ORDER NUMBER: LOG100P  
CASE: Epoxy  
WEIGHT: 2.7 grams  
CONNECTOR: 0145MC

NOTE:  
Leads in true position within  $0.010^\circ$   $\pm 0.25\text{mm}$ . R at MMC at seating plane.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.790	.810	20.07	20.57
B	.490	.510	12.45	12.95
C	.190	.260	4.83	6.50
D	.018	.021	0.46	0.53
G	.100 BASIC		2.54 BASIC	
H	.080	.115	2.03	2.92
K	.130	.300	3.30	7.62
L	.300 BASIC		7.62 BASIC	
R	.080	.115	2.03	2.92


Pin numbers shown for reference only. Numbers are not marked on package.

### FREQUENCY COMPENSATION



# PERFORMANCE CURVES

(Typical at  $T_A = +25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{VDC}$  unless otherwise noted.)



## THEORY OF OPERATION

The base-emitter voltage of a bipolar transistor is

$$V_{BE} = V_T \ln \frac{I_c}{I_s} \quad \text{where: } V_T = \frac{KT}{q} \quad (1)$$

$K$  = Boltzman's constant =  $1.381 \times 10^{-23}$

$T$  = Absolute temperature in degrees Kelvin

$q$  = Electron charge =  $1.602 \times 10^{-19}$  Coulombs

$I_c$  = Collector current

$I_s$  = Reverse saturation current

From the circuit in Figure 1, we see that

$$V_{OUT}' = V_{BE1} - V_{BE2} \quad (2)$$

Substituting (1) into (2) yields

$$V_{OUT}' = V_{T1} \ln \frac{I_1}{I_{s1}} - V_{T2} \ln \frac{I_2}{I_{s2}} \quad (3)$$

If the transistors are matched and isothermal and  $V_{T1} = V_{T2}$ , then (3) becomes

$$V_{OUT}' = V_T \left[ \ln \frac{I_1}{I_{s1}} - \ln \frac{I_2}{I_{s2}} \right] \quad (4)$$

$$V_{OUT}' = V_T \ln \frac{I_1}{I_2} \quad \text{and since} \quad (5)$$

$$\ln X = 2.3 \log_{10} X \quad (6)$$

$$V_{OUT}' = n V_T \log \frac{I_1}{I_2} \quad (7)$$

$$\text{where } n = 2.3 \quad (8)$$

also

$$V_{OUT} = V_{OUT}' \frac{R_1 + R_2}{R_1} \quad (9)$$

$$= \frac{R_1 + R_2}{R_1} n V_T \log \frac{I_1}{I_2} \quad (10)$$

or

$$V_{OUT} = K \log \frac{I_1}{I_2} \quad (11)$$

It should be noted that the temperature dependance associated with  $V_T = KT/q$  is compensated by making  $R_1$  a temperature sensitive resistor with the required positive temperature coefficient.




FIGURE 1. Simplified Model of Log Amplifier.

## DEFINITION OF TERMS

### TRANSFER FUNCTION

The ideal transfer function is  $V_{OUT} = K \log \frac{I_1}{I_2}$

where

$K$  = the scale factor with units of volts/decade

$I_1$  = numerator input current

$I_2$  = denominator input current.




FIGURE 2. Transfer Function with Varying  $K$  and  $I_1$ .




FIGURE 3. Transfer Function with Varying  $I_2$  and  $I_1$ .

### ACCURACY

Accuracy considerations for a log ratio amplifier are somewhat more complicated than for other amplifiers. The reason is that the transfer function is nonlinear and has two inputs, each of which can vary over a wide dynamic range. The accuracy for any combination of inputs is determined from the total error specification.

### TOTAL ERROR

The total error is the deviation (expressed in mV) of the actual output from the ideal output of  $V_{OUT} = K \log(I_1/I_2)$ . Thus,

$$V_{OUT(Actual)} = V_{OUT(Ideal)} \pm \text{Total Error.}$$

It represents the sum of all the individual components of error normally associated with the log amp when operated in the current input mode. The worst-case error for any given ratio of  $I_1/I_2$  is the largest of the two errors when  $I_1$  and  $I_2$  are considered separately.

### Example

$I_1$  varies over a range of 10nA to 1μA and  $I_2$  varies from 100nA to 10μA. What is the maximum error?

Table I shows the maximum errors for each decade combination of  $I_1$  and  $I_2$ .

TABLE I.  $I_1/I_2$  and Maximum Errors.

$I_1$ (max error)*	$I_2$ (max error)*		
	10nA (30mV)	100nA (25mV)	1μA (20mV)
100nA (25mV)	0.1 (30mV)	1 (25mV)	10 (25mV)
1μA (20mV)	0.01 (30mV)	0.1 (25mV)	1 (20mV)
10μA (25mV)	0.001 (30mV)	0.01 (25mV)	0.1 (25mV)

\*Maximum errors are in parenthesis.

Since the largest value of  $I_1/I_2$  is 10 and the smallest is 0.001,  $K$  is set at 3V per decade so the output will range from +3V to -9V. The maximum total error occurs when  $I_1 = 10$ nA and is equal to  $K \times 30$ mV. This represents a 0.75% of peak-to-peak FSO error  $(\frac{3 \times 0.030}{12} \times 100\% = 0.75\%$  where the full scale output is 12V (from +3V to -9V).

### ERRORS RTO AND RTI

As with any transfer function, errors generated by the function itself may be Referred-to-Output (RTO) or Referred-to-Input (RTI). In this respect log amps have a unique property:

Given some error voltage at the log amp's output, that error corresponds to a constant percent of the input regardless of the actual input level.

Refer to: Yu Jen Wong and William E. Ott, "Function Circuits: Design & Applications", McGraw-Hill Book, 1976.

### LOG CONFORMITY

Log conformity corresponds to linearity when  $V_{OUT}$  is plotted versus  $I_1/I_2$  on a semilog scale. In many applications log conformity is the most important specification. This is true because bias current errors are negligible (1pA compared to input currents of 1nA and above) and the scale factor and offset errors may be trimmed to zero or removed by system calibration. This leaves log conformity as the major source of error.

Log conformity error is defined as the peak deviation from the best-fit straight line of the  $V_{OUT}$  versus  $\log(I_1/I_2)$  curve. This is expressed as a percent of peak-to-peak full scale output. Thus, the nonlinearity error expressed in volts over  $m$  decades is

$$V_{OUT(NONLIN)} = K \cdot 2Nm \text{ volts} \quad (12)$$

where  $N$  is the log conformity error, in percent.

### INDIVIDUAL ERROR COMPONENTS

The ideal transfer function with current input is

$$V_{OUT} = K \log \frac{I_1}{I_2} \quad (13)$$

The actual transfer function with the major components of error is

$$V_{OUT} = K(1 \pm \Delta K) \log \frac{I_1 - I_{B1}}{I_2 - I_{B2}} \pm K \cdot 2Nm \pm V_{OS OUT} \quad (14)$$

The individual component of error is

$\Delta K$  = scale factor error (0.3%, typ)

$I_{B1}$  = bias current of  $A_1$  (1pA, typ)

$I_{B2}$  = bias current of  $A_2$  (1pA, typ)

$N$  = log conformity error (0.05%, 0.1%, typ)

$V_{OS OUT}$  = output offset voltage (1mV, typ)

$m$  = no. of decades over which  $N$  is specified:

0.05% for  $m = 5$ , 0.1% for  $m = 6$

Example: what is the error with  $K = 3$  when

$I_1 = 1\mu A$  and  $I_2 = 100nA$

$$V_{OUT} = 3(1 \pm 0.003) \log \frac{10^{-6} - 10^{-12}}{10^{-7} - 10^{-12}} \pm 3(2)(0.0005) 5 \pm 1mV \quad (15)$$

$$\approx 3.009 \log \frac{10^{-6}}{10^{-7}} + 0.015 + 0.001 \quad (16)$$

$$= 3.009 (1) + 0.015 + 0.001 \quad (17)$$

$$= 3.025 \text{ volts} \quad (18)$$

Since the ideal output is 3.000V the error as a percent of reading is

$$\% \text{ error} = \frac{0.025}{3} \times 100\% = 0.83\% \quad (19)$$

For the case of voltage inputs, the actual transfer function is

$$V_{OUT} = K(1 \pm \Delta K) \log \frac{V_1 - I_{B1} \pm \frac{E_{OS1}}{R_1}}{V_2 - I_{B2} \pm \frac{E_{OS2}}{R_2}} \pm K \cdot 2Nm \pm V_{OS OUT} \quad (20)$$

### FREQUENCY RESPONSE

The 3dB frequency response of the LOG100 is a function of the magnitude of the input current levels and of the value of the frequency compensation capacitor. See Performance Curves for details.

The frequency response curves are shown for constant DC  $I_1$  and  $I_2$  with a small signal AC current on one of them.

The transient response of the LOG100 is different for increasing and decreasing signals. This is due to the fact that a log amp is a nonlinear gain element and has different gains at different levels of input signals. Frequency response decreases as the gain increases.

## GENERAL INFORMATION

### INPUT CURRENT RANGE

The stated input range of 1nA to 1mA is the range for specified accuracy. Smaller or larger input currents may be applied with decreased accuracy. Currents larger than 1mA result in increased nonlinearity. The 10mA absolute maximum is a conservative value to limit the power dissipation in the output stage of  $A_1$  and the logging transistor. Currents below 1nA will result in increased errors due to the input bias currents of  $A_1$  and  $A_2$  (1pA typical). These errors may be nulled. See Optional Adjustments section.

### FREQUENCY COMPENSATION

Frequency compensation for the LOG100 is obtained by connecting a capacitor between pins 7 and 14. The size of the capacitor is a function of the input currents as shown in the Performance Curves. For any given application the smallest value of the capacitor which may be used is determined by the maximum value at  $I_2$  and the minimum value of  $I_1$ . Larger values of  $C_C$  will make the LOG100 more stable, but will reduce the frequency response.

### SETTING THE REFERENCE CURRENT

When the LOG100 is used as a straight log amplifier  $I_2$  is constant and becomes the reference current in the expression

$$V_{OUT} = K \log \frac{I_1}{I_{REF}} \quad (21)$$

$I_{REF}$  can be derived from an external current source (such as shown in Figure 4) or it may be derived from a voltage source with one or more resistors.




FIGURE 4. Temperature-Compensated Current Reference.

When a single resistor is used the value may be quite large when  $I_{REF}$  is small. If  $I_{REF}$  is 10nA and +15V is used



$$R_{REF} = \frac{15V}{10 \text{ nA}} = 1500M\Omega.$$

A voltage divider may be used to reduce the value of the resistor. When this is done one must be aware of possible errors caused by the amplifier's input offset voltage. This is shown in Figure 5.




FIGURE 5. "T" Network for Reference Current.

In this case the voltage at pin 14 is not exactly zero, but is equal to the value of the input offset voltage of  $A_1$  which ranges from zero to  $\pm 5\text{mV}$ .  $V_T$  must be kept much larger than  $5\text{mV}$  in order to make this effect negligible. This concept also applies to pin 1.

## OPTIONAL ADJUSTMENTS

The LOG100 will meet its specified accuracy with no user adjustments. If improved performance is desired the following optional adjustments may be made.

### INPUT BIAS CURRENT

The circuit in Figure 6 may be used to compensate for the input bias currents of  $A_1$  and  $A_2$ . Since the amplifiers have FET inputs with the characteristic bias current doubling every  $10^\circ\text{C}$  this nulling technique is practical only where the temperature is fairly stable.




FIGURE 6. Bias Current Nulling.

### OUTPUT OFFSET

The output offset may be nulled with the circuit in Figure 7.  $I_1$  and  $I_2$  are set equal at some convenient value in the range of  $100\text{nA}$  to  $100\mu\text{A}$ .  $R_1$  is then adjusted for zero output voltage.




FIGURE 7. Output Offset Nulling.

### ADJUSTMENTS OF SCALE FACTOR K

The value of  $K$  may be changed by increasing or decreasing the voltage divider resistor normally connected to the output, pin 7. To increase  $K$  put resistance in series between pin 7 and the appropriate scaling resistor pin (3, 4 or 5). To decrease  $K$  place a parallel resistor between pin 2 and either pin 3, 4 or 5.

## APPLICATION INFORMATION

### WIRING PRECAUTIONS

In order to prevent frequency instability due to lead inductance of the power supply lines, each power supply should be bypassed. This should be done by connecting a  $10\mu\text{F}$  tantalum capacitor in parallel with a  $1000\text{pF}$  ceramic capacitor from the  $+V_{CC}$  and  $-V_{CC}$  pins to the power supply common. The connection of these capacitors should be as close to the LOG100 as practical.

### CAPACITIVE LOADS

Stable operation is maintained with capacitive loads of up to  $100\text{pF}$ , typically. Higher capacitive loads can be driven if a  $22\Omega$  carbon resistor is connected in series with the LOG100's output. This resistor will, of course, form a voltage divider with other resistive loads.

### CIRCUIT PROTECTION

The LOG100 can be protected against accidental power supply reversal by putting a diode (1N4001 type) in series with each power supply line as shown in Figure 8. This precaution is necessary only in power systems that momentarily reverse polarity during turn-on or turn-off. If this protection circuit is used, the accuracy of the LOG100 will be degraded slightly by the voltage drops across the diodes as determined by the power supply sensitivity specification.

The LOG100 uses small geometry FET transistors to achieve the low input bias currents. Normal FET handling techniques should be used to avoid damage caused by low energy electrostatic discharge (ESD).




FIGURE 8. Reverse Polarity Protection.

### LOG RATIO

One of the more common uses of log ratio amplifiers is to measure absorbance. A typical application is shown in Figure 9.

$$\text{Absorbance of the sample is: } A = \log \frac{\lambda_1'}{\lambda_1} \quad (22)$$

$$\text{If } \lambda_2 = \lambda_1 \text{ and } D_1 \text{ and } D_2 \text{ are matched } A \propto K \log \frac{I_1}{I_2} \quad (23)$$




FIGURE 9. Absorbance Measurement.

### DATA COMPRESSION

In many applications the compressive effects of the logarithmic transfer function is useful. For example, a LOG100 preceding an 8-bit analog-to-digital converter can replace a more expensive 20-bit converter.

### SELECTING OPTIMUM VALUES OF $I_2$ AND $K$

In straight log applications (as opposed to log ratio) both  $K$  and  $I_2$  are selected by the designer. In order to minimize errors due to output offset and noise it is normally best to scale the log amp to use as much of the  $\pm 10V$  output range as possible. Thus, with the range of  $I_1$  from  $I_{1 \text{ MIN}}$  to  $I_{1 \text{ MAX}}$ :

$$\text{For } I_{1 \text{ MAX}} \quad +10V = K \log I_{1 \text{ MAX}} / I_2 \quad (24)$$

$$\text{For } I_{1 \text{ MIN}} \quad -10V = K \log I_{1 \text{ MIN}} / I_2 \quad (25)$$

Addition of these two equations and solving for  $I_2$  shows that its optimum value,  $I_{2 \text{ OPT}}$ , is the geometric mean of  $I_{1 \text{ MAX}}$  and  $I_{1 \text{ MIN}}$ .

$$I_{2 \text{ OPT}} = \sqrt{I_{1 \text{ MAX}} \times I_{1 \text{ MIN}}} \quad (26)$$

$$K_{\text{OPT}} = \log \frac{I_{1 \text{ MAX}}}{I_{2 \text{ OPT}}} \quad (27)$$

Since  $K$  is selectable in discrete steps, use the largest value of  $K$  available which does not exceed  $K_{\text{OPT}}$ .

### NEGATIVE INPUT CURRENTS

The LOG100 will function only with positive input currents (conventional current flow into pins 1 and 14). Some current sources (such as photomultiplier tubes) provide negative input currents. In such situations the circuit in Figure 10 may be used.




FIGURE 10. Current Inverter.

### VOLTAGE INPUTS

The LOG100 gives the best performance with current inputs. Voltage inputs may be handled directly with series resistors, but the dynamic input range is limited to approximately three decades of input voltage by voltage noise and offsets. The transfer function of equation (20) applies to this configuration.

### ANTILOG CONFIGURATION (an implicit technique)




FIGURE 11. Connections for Antilog Function.



# MPY100

## MULTIPLIER-DIVIDER

### FEATURES

- LOW COST
- DIFFERENTIAL INPUT
- ACCURACY 100% TESTED AND GUARANTEED
- NO EXTERNAL TRIMMING REQUIRED
- LOW NOISE  
90 $\mu$ V, rms, 10Hz to 10kHz
- HIGHLY RELIABLE ONE-CHIP DESIGN
- DIP OR TO-100 TYPE PACKAGE
- WIDE TEMPERATURE OPERATION


### APPLICATIONS

- MULTIPLICATION
- DIVISION
- SQUARING
- SQUARE ROOT
- LINEARIZATION
- POWER COMPUTATION
- ANALOG SIGNAL PROCESSING
- ALGEBRAIC COMPUTATION
- TRUE RMS-TO-DC CONVERSION

### DESCRIPTION

The MPY100 multiplier-divider is a low cost precision device designed for general purpose application. In addition to four-quadrant multiplication, it also performs analog square root and division without the bother of external amplifiers or potentiometers. Laser-trimmed one-

chip design offers the most in highly reliable operation with guaranteed accuracies. Because of the internal reference and pretrimmed accuracies the MPY100 does not have the restrictions of other low cost multipliers. It is available in both TO-100 and DIP ceramic packages.



MPY100 FUNCTIONAL BLOCK DIAGRAM

# SPECIFICATIONS

## ELECTRICAL

Specifications at  $T_A = +25^\circ\text{C}$  and  $\pm V_S = 15\text{VDC}$  unless otherwise noted.

MODEL		MPY100A			MPY100B/C			MPY100S			UNITS
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>MULTIPLIER PERFORMANCE</b>											
Transfer Function		$\frac{(X_1 - X_2)(Y_1 - Y_2)}{10} + Z_2$				*/			.		
Total Error											
Initial	$-10\text{V} \leq X, Y \leq 10\text{V}$ $T_A = +25^\circ\text{C}$			$\pm 2.0$			$\pm 1.0/0.5$			$\pm 0.5$	% FSR
vs. Temperature	$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		$\pm 0.017$	$\pm 0.05$		$\pm 0.008/0.008$	$\pm 0.02/0.02$				% FSR/°C
vs. Supply(1)	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		$\pm 0.05$			*/			$\pm 0.025$	$\pm 0.05$	% FSR/%
Individual Errors											
Output Offset											
Initial	$T_A = +25^\circ\text{C}$		$\pm 50$	$\pm 100$		$\pm 10/7$	$\pm 50/25$		$\pm 7$	$\pm 50\text{mV}$	mV
vs. Temperature	$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		$\pm 0.7$	$\pm 2.0$		$\pm 0.7/0.3$	$\pm 2.0/\pm 0.7$				mV/°C
vs. Supply(1)	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		$\pm 0.25$			*/			$\pm 0.3$	$\pm 0.7$	mV/°C
Scale Factor Error											mV/%
Initial	$T_A = +25^\circ\text{C}$		$\pm 0.12$			*/			.		% FSR
vs. Temperature	$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		$\pm 0.008$			*/					% FSR/°C
vs. Supply(1)	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		$\pm 0.05$			*/			$\pm 0.008$		% FSR/%
Nonlinearity											
X Input	$X = 20\text{V}, \text{p-p}; Y = \pm 10\text{VDC}$		$\pm 0.08$			*/			.		% FSR
Y Input	$Y = 20\text{V}, \text{p-p}; X = \pm 10\text{VDC}$		$\pm 0.08$			*/			.		% FSR
Feedthrough	$f = 50\text{Hz}$										
X Input	$X = 20\text{V}, \text{p-p}; Y = 0$		100			30/30			30		mV, p-p
Y Input	$Y = 20\text{V}, \text{p-p}; X = 0$		6			*/			.		mV, p-p
vs. Temperature	$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		0.1			*/					mV, p-p/°C
vs. Supply(1)	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		0.15			*/					mV, p-p/%
<b>DIVIDER PERFORMANCE</b>											
Transfer Function	$X_1 > X_2$	$\frac{10(Z_2 - Z_1)}{(X_1 - X_2)} + Y_1$				*/			.		
Total Error (with external adjustments)											
	$X = 10\text{V}$ $-10\text{V} \leq Z \leq +10\text{V}$		$\pm 1.5$			$\pm 0.75/0.35$			$\pm 0.35$		% FSR
	$X = 1\text{V}$ $-1\text{V} \leq Z \leq +1\text{V}$		$\pm 4.0$			$\pm 2.0/1.0$			$\pm 1.0$		% FSR
	$+0.2\text{V} \leq X \leq +10\text{V}$ $-10\text{V} \leq Z \leq +10\text{V}$		$\pm 5.0$			$\pm 2.5/1.0$			$\pm 1.0$		% FSR
<b>SQUARER PERFORMANCE</b>											
Transfer Function		$\frac{(X_1 - X_2)^2}{10} + Z_2$				*/			.		
Total Error	$-10\text{V} \leq X \leq +10\text{V}$		$\pm 1.2$			$\pm 0.6/0.3$			$\pm 0.3$		% FSR
<b>SQUARE-ROOTER PERFORMANCE</b>											
Transfer Function	$Z_1 < Z_2$	$+\sqrt{10(Z_2 - Z_1)} + X_2$				*/			.		
Total Error	$1\text{V} \leq Z \leq 10\text{V}$		$\pm 2$			$\pm 1/0.5$			$\pm 0.5$		% FSR
<b>AC PERFORMANCE</b>											
Small-Signal Bandwidth	Small-Signal		550			*/			.		kHz
1% Amplitude Error	Small-Signal		70			*/			.		kHz
1% (0.57°) Vector Error	Small-Signal		5			*/			.		kHz
Full Power Bandwidth	$ V_d  = 10\text{V}, R_L = 2\text{k}\Omega$		320			*/			.		kHz
Slew Rate	$ V_d  = 10\text{V}, R_L = 2\text{k}\Omega$		20			*/			.		V/ $\mu\text{sec}$
Settling Time	$\epsilon = \pm 1\%, \Delta V_0 = 20\text{V}$		2			*/			.		$\mu\text{sec}$
Overload Recovery	50% Output Overload		0.2			*/			.		$\mu\text{sec}$
<b>INPUT CHARACTERISTICS</b>											
Input Voltage Range			$\pm 10$			*/			.		V
Rated Operation					$\pm V_{CC}$	*/		*/	.		V
Absolute Maximum									.		V
Input Resistance	X, Y, Z(2)		10			*/			.		M $\Omega$
Input Bias Current	X, Y, Z		1.4			*/			.		$\mu\text{A}$
<b>OUTPUT CHARACTERISTICS</b>											
Rated Output											
Voltage	$I_0 = \pm 5\text{mA}$	$\pm 10$				*/			.		V
Current	$V_0 = \pm 10\text{V}$	$\pm 5$				*/			.		mA
Output Resistance	$f = \text{DC}$		1.5			*/			.		$\Omega$
<b>OUTPUT NOISE VOLTAGE</b> $X = Y = 0$											
$f_0 = 1\text{Hz}$			6.2			*/			.		$\mu\text{V}/\sqrt{\text{Hz}}$
$f_0 = 1\text{kHz}$			0.6			*/			.		$\mu\text{V}/\sqrt{\text{Hz}}$
1/f Corner Frequency			110			*/			.		Hz
$f_B = 5\text{Hz to } 10\text{kHz}$			60			*/			.		$\mu\text{V}, \text{rms}$
$f_B = 5\text{Hz to } 5\text{MHz}$			1.3			*/			.		mV, rms
<b>POWER SUPPLY REQUIREMENTS</b>											
Rated Voltage			$\pm 15$			*/			.		VDC
Operating Range	Derated Performance	$\pm 8.5$		$\pm 20$		*/		*/	.		VDC
Quiescent Current			$\pm 5.5$			*/			*/		mA

# ELECTRICAL SPECIFICATIONS (CONT)

MODEL		MPY100A			MPY100B/C			MPY100S			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
<b>TEMPERATURE RANGE (Ambient)</b>											
Specification		-25		+85	*/		*/	-55		+125	°C
Operating Range	Derated Performance	-55		+125	*/		*/	.		.	°C
Storage		-85		+150	*/		*/	.		.	°C


**NOTES:**

- Includes effects of recommended null pots.
- Z<sub>2</sub> input resistance is 10MΩ, typical, with Vos pin open.  
If Vos pin is grounded or used for optional offset adjustment, the Z<sub>2</sub> input resistance may be as low as 25kΩ.

\*Same as MPY100A specification.

\*/ means B/C grades same as MPY100A specification.


## CONNECTION DIAGRAM



## MECHANICAL

### CERAMIC DUAL-IN-LINE PACKAGE


Order Number:  
MPY100AG, MPY100BG  
MPY100CG, MPY100SG



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.670	.710	17.02	18.03
B	.065	.170	1.65	4.32
C	.015	.021	0.38	0.53
D	.045	.060	1.14	1.52
F	.100 BASIC		2.54 BASIC	
G	.025	.070	0.64	1.78
H	.008	.012	0.20	0.30
J	.120	.240	3.05	6.10
K	.300 BASIC		7.62 BASIC	
L	--	10°	--	10°
M	.009	.060	0.23	1.52


### METAL CAN PACKAGE

Order Number:  
MPY100AM, MPY100BM  
MPY100CM, MPY100SM



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.185	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.230 BASIC		5.84 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	--	12.70	--
L	.120	.160	3.05	4.06
M	.36° BASIC		36° BASIC	
N	.110	.120	2.79	3.05


## PIN CONFIGURATION












**NOTES:**

- Vos adjustment optional not normally recommended. Vos pin may be left open or grounded.
- All unused input pins should be grounded.

## SIMPLIFIED SCHEMATIC



# TYPICAL PERFORMANCE CURVES



## ABSOLUTE MAXIMUM RATINGS

Supply	±20VDC
Internal Power Dissipation <sup>(1)</sup>	500mW
Differential Input Voltage <sup>(2)</sup>	±40VDC
Input Voltage Range <sup>(2)</sup>	±20VDC
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 10 seconds)	+300°C
Output Short-circuit Duration <sup>(3)</sup>	Continuous
Junction Temperature	+150°C

### NOTES:

- Package must be derated on  $\theta_{JC} = 15^\circ\text{C}/\text{W}$  and  $\theta_{JA} = 165^\circ\text{C}/\text{W}$  for the metal package and  $\theta_{JC} = 35^\circ\text{C}/\text{W}$  and  $\theta_{JA} = 220^\circ\text{C}/\text{W}$  for the ceramic package.
- For supply voltages less than ±20VDC the absolute maximum input voltage is equal to the supply voltage.
- Short-circuit may be to ground only. Rating applies to +85°C ambient for the metal package and +65°C for the ceramic package.

# APPLICATIONS INFORMATION

## THEORY OF OPERATION

The MPY100 is a variable transconductance multiplier consisting of three differential voltage-to-current converters, a multiplier core and an output differential amplifier as illustrated in Figure 1.




FIGURE 1. MPY100 Functional Block Diagram.

The basic principle of the transconductance multiplier can be demonstrated by the differential stage in Figure 2.




FIGURE 2. Basic Differential Stage as a Transconductance Multiplier.

For small values of the input voltage  $V_1$  that are much smaller than  $V_T$ , the transistor's thermal voltage, the differential output voltage  $V_o$  is

$$V_o = g_m R_L V_1.$$

The transconductance  $g_m$  of the stage is given by:

$$g_m = I_E / V_T,$$

and is modulated by the voltage  $V_2$  to give

$$g_m \approx V_2 / V_T R_E.$$

Substituting this into the original equation yields the overall transfer function

$$V_o = g_m R_L V_1 = V_1 V_2 (R_L / V_T R_E)$$

which shows the output voltage to be the product of the two input voltages,  $V_1$  and  $V_2$ .

Variations in  $I_E$  due to  $V_2$  cause a large common-mode voltage swing in the circuit. The errors associated with this common-mode voltage can be eliminated by using two differential stages in parallel and cross-coupling their outputs as shown in Figure 3.




FIGURE 3. Cross-coupled Differential Stages as a Variable-transconductance Multiplier.

An analysis of the circuit in Figure 3 shows it to have the same overall transfer function as before:

$$V_o = V_1 V_2 (R_L / V_T R_E).$$

For input voltages larger than  $V_T$  the voltage-to-current transfer characteristics of the differential pair  $Q_1, Q_2$  or  $Q_3$  and  $Q_4$  are no longer linear. Instead, their collector currents are related to the applied voltage  $V_1$  as

$$\frac{I_1}{I_2} = \frac{I_3}{I_4} = e^{\frac{V_1}{V_T}}$$

The resultant nonlinearity can be overcome by developing  $V_1$  logarithmically to exactly cancel the exponential relationship just derived. This is done by diodes  $D_1$  and  $D_2$  in Figure 4.




FIGURE 4. MPY100 Simplified Circuit Diagram.

The emitter degeneration resistors  $R_X$  and  $R_Y$ , in Figure 4, provide a linear conversion of the input voltages to differential current  $I_X$  and  $I_Y$ , where

$$I_X = V_X/R_X \text{ and } I_Y = V_Y/R_Y.$$

Analysis of Figure 4 shows the voltage  $V_A$  to be

$$V_A = (2R_L/I_1)(I_X I_Y).$$

Since  $I_X$  and  $I_Y$  are linearly related to the input voltages  $V_X$  and  $V_Y$ ,  $V_A$  may also be written

$$V_A = KV_X V_Y$$

where  $K$  is a scale factor. In the MPY100,  $K$  is chosen to be 0.1.

The addition of the  $Z$  input alters the voltage  $V_A$  to

$$V_A = KV_X V_Y - V_Z.$$

Therefore, the output of the MPY100 is

$$V_o = A[KV_X V_Y - V_Z]$$

where  $A$  is the open-loop gain of the output amplifier. Writing this last equation in terms of the separate inputs to the MPY100 gives

$$V_o = A \left[ \frac{(X_1 - X_2)(Y_1 - Y_2)}{10} - (Z_1 - Z_2) \right],$$

the transfer function of the MPY100.

## WIRING PRECAUTIONS

In order to prevent frequency instability due to lead inductance of the power supply lines, each power supply should be bypassed. This should be done by connecting a  $10\mu\text{F}$  tantalum capacitor in parallel with a  $1000\text{pF}$  ceramic capacitor from the  $+V_{CC}$  and  $-V_{CC}$  pins of the MPY100 to the power supply common. The connection of these capacitors should be as close to the MPY100 as practical.

## CAPACITIVE LOADS

Stable operation is maintained with capacitive loads to  $1000\text{pF}$  in all modes, except the square root mode for which  $50\text{pF}$  is a safe upper limit. Higher capacitive loads can be driven if a  $100\Omega$  resistor is connected in series with the MPY100's output.

## DEFINITIONS

### TOTAL ERROR (Accuracy)

Total error is the actual departure of the multiplier output voltage from the ideal product of its input voltages. It includes the sum of the effects of input and output DC offsets, gain error and nonlinearity.

### OUTPUT OFFSET

Output offset is the output voltage when both inputs  $V_X$  and  $V_Y$  are zero volts.

### SCALE FACTOR ERROR

Scale factor error is the difference between the actual scale factor and the ideal scale factor.

## NONLINEARITY

Nonlinearity is the maximum deviation from a best straightline (curve fitting on input-output graph) expressed as a percent of peak-to-peak full scale output.

## FEEDTHROUGH

Feedthrough is the signal at the output for any value of  $V_X$  or  $V_Y$  within the rated range, when the other input is zero.

## SMALL SIGNAL BANDWIDTH

Small signal bandwidth is the frequency at which the output is down 3dB from its low-frequency value for a nominal output amplitude of 10% of full scale.

## 1% AMPLITUDE ERROR

The 1% amplitude error is the frequency the output amplitude is in error by 1%, measured with an output amplitude of 10% of full scale.

## 1% VECTOR ERROR

The 1% vector error is the frequency at which a phase error of 0.01 radians ( $0.57^\circ$ ) occurs. This is the most sensitive measure of dynamic error of a multiplier.

## TYPICAL APPLICATIONS

### MULTIPLICATION

Figure 5 shows the basic connection for four-quadrant multiplication.

The MPY100 meets all of its specifications without trimming. Accuracy can, however be improved over a limited range by nulling the output offset voltage using the  $100\text{k}\Omega$  optional balance potentiometer shown in Figure 5.

AC feedthrough may be reduced to a minimum by applying an external voltage to the  $X$  or  $Y$  input as shown in Figure 6.

$Z_2$ , the optional summing input, may be used to sum a voltage into the output of the MPY100. If not used, this




FIGURE 5. Multiplier Connection.






FIGURE 6. Optional Trimming Configuration.

terminal, as well as the X and Y input terminals, should be grounded. All inputs should be referenced to power supply common.

Figure 7 shows how to achieve a scale factor larger than the nominal 1/10. In this case, the scale factor is unity which makes the transfer function

$$V_o = K V_X V_Y = K(X_1 - X_2)(Y_1 - Y_2)$$

$$K = \left[ \frac{1 + (R_1/R_2)}{10} \right]$$

$$0.1 \leq K \leq 1$$




FIGURE 7. Connection For Unity Scale Factor.

This circuit has the disadvantage of increasing the output offset voltage by a factor of 10 which may require the use of the optional balance control as in Figure 1 for some applications. In addition, this connection reduces the small signal bandwidth to about 50kHz.

### DIVISION

Figure 8 shows the basic connection for two-quadrant division. This configuration is a multiplier-inverted analog divider, i.e., a multiplier connected in the feedback loop of an operational amplifier. In the case of the MPY100 this operational amplifier is the output amplifier shown in Figure 1.




FIGURE 8. Divider Connection.

The divider error with a multiplier-inverted analog divider is approximately

$$\epsilon_{\text{divider}} = 10 \epsilon_{\text{multiplier}} / (X_1 - X_2)$$

It is obvious from this error equation that divider error becomes excessively large for small values of  $X_1 - X_2$ . A 10-to-1 denominator range is usually the practical limit. If more accurate division is required over a wide range of denominator voltages, an externally generated voltage may be applied to the unused X-input (see Optional Trim Configuration). To trim, apply a ramp of +100mV to +1V at 100Hz to both  $X_1$  and  $Z_1$  if  $X_2$  is used for offset adjustment, otherwise reverse the signal polarity, and adjust the trim voltage to minimize the variation in the output. An alternative to this procedure would be to use the Burr-Brown DIV100, a precision log-antilog divider.

### SQUARING




FIGURE 9. Squarer Connection.

### SQUARE ROOT

Figure 10 shows the connection for taking the square root of the voltage  $V_Z$ . The diode prevents a latching condition which could occur if the input momentarily changed polarity. This latching condition is not a design flaw in the MPY100, but occurs when a multiplier is connected in the feedback loop of an operational amplifier to perform square root functions.




FIGURE 10. Square Root Connection.

The load resistance  $R_L$  must be in the range of  $10k\Omega \leq R_L \leq 1M\Omega$ . This resistance must be in the circuit as it provides the current necessary to operate the diode.

## BRIDGE LINEARIZATION




FIGURE 11. Bridge Linearization.

The use of the MPY100 to linearize the output from a bridge circuit makes the output  $V_0$  independent of the bridge supply voltage.

## TRUE RMS-TO-DC CONVERSION




FIGURE 12. True RMS-to-DC Conversion.

The rms-to-DC conversion circuit of Figure 12 gives greater accuracy and bandwidth but with less dynamic range than most rms-to-DC converters.

## PERCENTAGE COMPUTATION




Figure 13. Percentage Computation.

The circuit of Figure 13 has a sensitivity of 1V/% and is capable of measuring 10% deviations. Wider deviation can be measured by decreasing the ratio of  $R_2/R_1$ .

## SINE FUNCTION GENERATOR




FIGURE 14. Sine Function Generator.

The circuit in Figure 14 uses implicit feedback to implement the following sine function approximation:

$$V_0 = (1.5715V_1 - 0.004317V_1^3)/(1 + 0.001398V_1^2) = 10 \sin(9V_1)$$

## SINGLE-PHASE POWER MEASUREMENT




FIGURE 15. Single-Phase Instantaneous and Real Power Measurement.

## MORE CIRCUITS

The theory and procedures for developing virtually any function generator or linearization circuit can be found in the Burr-Brown/McGraw Hill book "FUNCTION CIRCUITS - Design and Applications."

## Precision ANALOG MULTIPLIER

### FEATURES

- $\pm 0.25\%$  MAX 4-QUADRANT ERROR
- WIDE BANDWIDTH: 1MHz MIN, 3MHz TYP
- ADJUSTABLE SCALE FACTOR: GAINS TO 100
- STABLE AND RELIABLE MONOLITHIC CONSTRUCTION
- LOW COST

### APPLICATIONS


- PRECISION ANALOG SIGNAL PROCESSING
- VIDEO SIGNAL PROCESSING
- VOLTAGE CONTROLLED FILTERS AND OSCILLATORS
- MODULATION AND DEMODULATION
- RATIO AND PERCENTAGE COMPUTATION

### DESCRIPTION

The MPY534 is a high accuracy, general purpose four-quadrant analog multiplier. Its accurately laser trimmed transfer characteristics make it easy to use in a wide variety of applications with a minimum of external parts and trimming circuitry. Its differential X, Y and Z inputs allow configuration as a multiplier, squarer, divider, square-rooter and other functions while maintaining high accuracy.

The wide bandwidth of this new design allows accurate signal processing at higher frequencies suitable for video signal processing. It is capable of performing IF and RF frequency mixing, modulation and demodulation with excellent carrier rejection and very simple feedthrough adjustment.

An accurate internal voltage reference provides precise setting of the scale factor. The differential Z input allows user selected scale factors from 0.1 to 10 using external feedback resistors.



# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$  and  $V_S = \pm 15\text{VDC}$  unless otherwise specified.

MODEL	MPY534J			MPY534K			MPY534L			MPY534S			MPY534T			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>MULTIPLIER</b>																
<b>PERFORMANCE</b>																
Transfer Function				$(X_1 - X_2)(Y_1 - Y_2) + Z_2$												
Total Error <sup>(1)</sup> ( $-10\text{V} \leq X, Y \leq +10\text{V}$ ) $T_A = \text{min to max}$			$\pm 1.0$			$\pm 0.5$			$\pm 0.25$			$\pm 1.0$			$\pm 1.0$	%
Total Error vs Temperature		$\pm 1.5$			$\pm 1.0$			$\pm 0.5$			$\pm 2.0$			$\pm 1.0$		%
Scale Factor Error (SF = 10.000V Nominal) <sup>(2)</sup>		$\pm 0.022$			$\pm 0.015$			$\pm 0.008$			$\pm 0.02$			$\pm 0.01$		%/°C
Temperature Coefficient of Scaling Voltage		$\pm 0.25$			$\pm 0.1$			*			$\pm 0.25$			*		%
Supply Rejection ( $\pm 15\text{V} \pm 1\text{V}$ )		$\pm 0.02$			$\pm 0.01$			$\pm 0.005$			$\pm 0.02$			$\pm 0.005$		%/°C
Nonlinearity:																%
X ( $X = 20\text{V}$ pk-pk, $Y = 10\text{V}$ )		$\pm 0.4$			$\pm 0.2$	$\pm 0.3$		$\pm 0.10$	$\pm 0.12$		$\pm 0.4$			*	*	%
Y ( $Y = 20\text{V}$ pk-pk, $X = 10\text{V}$ )		*			$\pm 0.01$	$\pm 0.1$		$\pm 0.005$	*		*			*	*	%
Feedthrough <sup>(3)</sup>																%
X ( $Y$ Nulled, $Y = 20\text{V}$ pk-pk, 50Hz)		$\pm 0.3$			$\pm 0.15$	$\pm 0.3$		$\pm 0.05$	$\pm 0.12$		$\pm 0.3$			*	*	%
Y ( $X$ Nulled, $Y = 20\text{V}$ pk-pk, 50Hz)		*			$\pm 0.01$	$\pm 0.1$		$\pm 0.003$	*		*			*	*	%
Output Offset Voltage		$\pm 5$	$\pm 30$		$\pm 2$	$\pm 15$		*	$\pm 10$		$\pm 5$	$\pm 30$		$\pm 2$	$\pm 300$	mV
Output Offset Voltage Drift		200			100			*			500			300		$\mu\text{V}/^\circ\text{C}$
<b>DYNAMICS</b>																
Small Signal BW, ( $V_{\text{OUT}} = 0.1\text{V}$ rms)	*	*		1	3		*	*		*	*		*	*		MHz
1% Amplitude Error ( $C_{\text{LOAD}} = 1000\text{pF}$ )		*			50			*			*			*		kHz
Slew Rate ( $V_{\text{OUT}} = 20\text{V}$ pk-pk)		*			20			*			*			*		V/ $\mu\text{s}$
Settling Time (to 1%, $\Delta V_{\text{OUT}} = 20\text{V}$ )		*			2			*			*			*		$\mu\text{s}$
<b>NOISE</b>																
Noise Spectral Density: SF = 10V		*			0.8			*			*			*		$\mu\text{V}/\sqrt{\text{Hz}}$
Wideband Noise: f = 10Hz to 5MHz		*			1			*			*			*		mV/rms
f = 10Hz to 10kHz		*			90			*			*			*		$\mu\text{V}/\text{rms}$
<b>OUTPUT</b>																
Output Voltage Swing	*			$\pm 11$			*			*			*			V
Output Impedance ( $f \leq 1\text{kHz}$ )		*			0.1			*			*			*		$\Omega$
Output Short Circuit Current ( $R_L = 0, T_A = \text{min to max}$ )		*			30			*			*			*		mA
Amplifier Open Loop Gain (f = 50Hz)		*			70			*			*			*		dB
<b>INPUT AMPLIFIERS</b> (X, Y and Z)																
Signal Voltage Range																
Differential or Common-Mode		*			$\pm 10$			*			*			*		V
Operating Differential		*			$\pm 12$			*			*			*		V
Offset Voltage X, Y		$\pm 5$	$\pm 20$		$\pm 2$	$\pm 10$		*			$\pm 5$	$\pm 20$		*		mV
Offset Voltage Drift X, Y		100			50			*			100			*		$\mu\text{V}/^\circ\text{C}$
Offset Voltage Z		$\pm 5$	$\pm 30$		$\pm 2$	$\pm 15$		*	$\pm 10$		$\pm 5$	$\pm 30$		*		mV
Offset Voltage Drift Z		200			100			*			500			*		$\mu\text{V}/^\circ\text{C}$
CMRR	60	80		70	90		*	*		60	80		*	*		dB
Bias Current		*			0.8	2.0		*	*		*	*		*	*	$\mu\text{A}$
Offset Current		*			0.1			0.05	0.2		*	2.0		*	2.0	$\mu\text{A}$
Differential Resistance		*			10			*			*			*		M $\Omega$
<b>DIVIDER PERFORMANCE</b>																
Transfer Function ( $X_1 > X_2$ )		*			$10\text{V} \frac{(Z_2 - Z_1)}{(X_1 - X_2)} + Y_1$											
Total Error <sup>(1)</sup> ( $X = 10\text{V}, -10\text{V} \leq Z$ $\leq +10\text{V}$ )		$\pm 0.75$				$\pm 0.35$		$\pm 0.2$			$\pm 0.75$			*		%
( $X = 1\text{V}, -1\text{V} \leq Z$ $\leq +1\text{V}$ )		$\pm 2.0$				$\pm 1.0$		$\pm 0.8$			$\pm 2.0$			*		%
( $0.1\text{V} \leq X \leq 10\text{V},$ $-10\text{V} \leq Z \leq 10\text{V}$ )		$\pm 2.5$				$\pm 1.0$		$\pm 0.8$			$\pm 2.5$			*		%

\* Specifications same as for MPY534K.

## ELECTRICAL (CONT)

At  $T_A = +25^\circ\text{C}$  and  $V_S = \pm 15\text{VDC}$  unless otherwise specified.

MODEL	MPY534J			MPY534K			MPY534L			MPY534S			MPY534T			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>SQUARE PERFORMANCE</b>																
Transfer Function		.		$\frac{(X_1 - X_2)^2}{10V} + Z_2$				.			.			.		
Total Error ( $-10V \leq X \leq 10V$ )		0.6		$\pm 0.3$				$\pm 0.2$			$\pm 0.6$			.		%
<b>SQUARE-ROOTER PERFORMANCE</b>																
Transfer Function ( $Z_1 \leq Z_2$ )		.		$\sqrt{10V(Z_2 - Z_1)} + X_2$				.			.			.		
Total Error <sup>(1)</sup> ( $1V \leq Z \leq 10V$ )		$\pm 1.0$		$\pm 0.5$				$\pm 0.25$			$\pm 1.0$			$\pm 0.5$	%	
<b>POWER SUPPLY</b>																
Supply Voltage:																
Rated Performance	.	.	.	$\pm 8$	$\pm 15$	$\pm 18$	.	.	.	.	.	$\pm 20$	.	.	VDC	
Operating	.	.	.	4	6	6	.	.	.	.	.	.	.	.	VDC	
Supply Current, Quiescent	.	.	.	.	.	.	.	.	.	.	.	.	.	.	mA	
<b>TEMPERATURE RANGE</b>																
Operating	.	.	.	0		$+70$	.	.	.	$-55$		$+125$	$-55$	$+125$	$^\circ\text{C}$	
Storage	.	.	.	$-65$		$+150$	.	.	.	.		.	.	.	$^\circ\text{C}$	

<sup>1</sup> Specification same as for MPY534K.

NOTES: (1) Figures given are percent of full scale,  $\pm 10V$  (i.e.,  $0.01\% = 1\text{mV}$ ). (2) May be reduced to 3V using external resistor between  $-V_S$  and SF. (3) Irreducible component due to nonlinearity; excludes effect of offsets.

## ABSOLUTE MAXIMUM RATINGS

Parameter	MPY534J, K, L	MPY534S, T
Power Supply Voltage	$\pm 18$	$\pm 20$
Power Dissipation	500mW	.
Output Short-Circuit to Ground	Indefinite	.
Input Voltage (all X, Y and Z)	$+V_S$	.
Operating Temperature Range	$0^\circ\text{C}$ to $-70^\circ\text{C}$	$-55^\circ\text{C}$ to $-125^\circ\text{C}$
Storage Temperature Range	$-65^\circ\text{C}$ to $-150^\circ\text{C}$	.
Lead Temperature (10s soldering)	$300^\circ\text{C}$	.

<sup>1</sup> Specification same as for MPY534K.

MPY534\*\*


Grade Designation \_\_\_\_\_

J	}	0 to $70^\circ\text{C}$
K		
L		
S	}	$-55$ to $125^\circ\text{C}$
T		



Package Designation \_\_\_\_\_

H = TO-100  
D = DIP

## PIN CONFIGURATION (TOP VIEW)




## MECHANICAL




# TYPICAL PERFORMANCE CURVES

$T_A = +25^\circ\text{C}$ ,  $V_S = \pm 15\text{VDC}$  unless otherwise noted.


AC FEEDTHROUGH  
VS FREQUENCY




BIAS CURRENTS VS TEMPERATURE  
(X, Y or Z inputs)




COMMON-MODE-REJECTION RATIO  
VS FREQUENCY




INPUT DIFFERENTIAL-MODE/  
COMMON-MODE VOLTAGE





NOISE SPECTRAL DENSITY  
VS FREQUENCY



FREQUENCY RESPONSE VS  
DIVIDER DENOMINATOR INPUT VOLTAGE





## THEORY OF OPERATION

The transfer function for the MPY534 is:

$$V_{OUT} = A \left[ \frac{(X_1 - X_2)(Y_1 - Y_2)}{SF} - (Z_1 - Z_2) \right]$$

where:

A = Open-loop gain of the output amplifier (Typically 85dB at DC).

SF = Scale Factor. Laser-trimmed to 10V but adjustable over a 3V to 10V range using external resistor.

X, Y, Z are input voltages. Full-scale input voltage is equal to the selected SF. (Max input voltage =  $\pm 1.25$  SF.)

An intuitive understanding of transfer function can be gained by analogy to an op amp. By assuming that the open-loop gain, A, of the output amplifier is infinite, inspection of the transfer function reveals that any  $V_{OUT}$  can be created with an infinitesimally small quantity within the brackets. Then, an application circuit can be analyzed by assigning circuit voltages for all X, Y and Z inputs and setting the bracketed quantity equal to zero. For example, the basic multiplier connection in Figure 1,  $Z_1 = V_{OUT}$  and  $Z_2 = 0$ . The quantity within the brackets then reduces to:

$$\frac{(X_1 - X_2)(Y_1 - Y_2)}{SF} - (V_{OUT} - 0) = 0$$

This approach leads to a simple relationship which can be solved for  $V_{OUT}$ .

The scale factor is accurately factory-adjusted to 10V and is typically accurate to within 0.1% or less. The scale factor may be adjusted by connecting a resistor or potentiometer between pin SF and the  $-V_S$  power supply. The value of the external resistor can be approximated by:

$$R_{SF} = 5.4k\Omega \left[ \frac{SF}{10 - SF} \right]$$

Internal device tolerances make this relationship accurate to within approximately 25%. Some applications can benefit from reduction of the SF by this technique. The reduced input bias current and drift achieved by

this technique can be likened to operating the input circuitry in a higher gain, thus reducing output contributions to these effects. Adjustment of the scale factor does not affect bandwidth.




FIGURE 1. Basic Multiplier Connection.

The MPY534 is fully characterized at  $V_S = \pm 15V$  but operation is possible down to  $\pm 8V$  with an attendant reduction of input and output range capability. Operation at voltages greater than  $\pm 15V$  allows greater output swing to be achieved by using an output feedback attenuator (Figure 2).




FIGURE 2. Connections for Scale-Factor of Unity.

## BASIC MULTIPLIER CONNECTION

Figure 1 shows the basic connection as a multiplier. Accuracy is fully specified without any additional user trimming circuitry. Some applications can benefit from trimming one or more of the inputs. The fully differential inputs facilitate referencing the input quantities to the source voltage common terminal for maximum accuracy. They also allow use of simple offset voltage trimming circuitry as shown on the X input.

The differential Z input allows an offset to be summed in  $V_{OUT}$ . In basic multiplier operation the  $Z_2$  input serves as the output voltage reference and should be connected to the ground reference of the driven system for maximum accuracy.

A method of changing (lowering) SF by connecting to the SF pin was discussed previously. Figure 2 shows another method of changing the effective SF of the overall circuit using an attenuator in the feedback connection to  $Z_1$ . This method puts the output amplifier in a higher gain and is thus accompanied by a reduction in bandwidth and an increase in output offset voltage. The larger output offset may be reduced by applying a trimming voltage to the high impedance input,  $Z_2$ .

The flexibility of the differential Z inputs allows direct conversion of the output quantity to a current. Figure 3 shows the output voltage differentially-sensed across a series resistor forcing an output-controlled current. Addition of a capacitor load then creates a time integration function useful in a variety of applications such as power computation.




FIGURE 3. Conversion of Output to Current.

## SQUARER CIRCUIT

Squarer operation is achieved by paralleling the X and Y inputs of the standard multiplier circuit. Inverted output can be achieved by reversing the differential input terminals of either the X or Y input. Accuracy in the squaring mode is typically a factor of two better than the specified multiplier mode with maximum error occurring with small (less than 1V) inputs. Better accuracy can be achieved for small input voltage levels by using a reduced SF value.

## DIVIDER OPERATION

The MPY534 can be configured as a divider as shown in

Figure 4. High impedance differential inputs for the numerator and denominator are achieved at the Z and X inputs respectively. Feedback is applied to the  $Y_2$  input, and  $Y_1$  is normally referenced to output ground. Alternatively, as the transfer function implies, an input applied to  $Y_1$  can be summed directly into  $V_{OUT}$ . Since the feedback connection is made to a multiplying input, the effective gain of the output op amp varies as a function of the denominator input voltage. Therefore the bandwidth of the divider function is proportional to the denominator voltage (see Typical Performance Curves).

Accuracy of the divider mode typically ranges from 0.75% to 2.0% for a 10 to 1 denominator range depending on device grade. Accuracy is primarily limited by input offset voltages and can be significantly improved by trimming the offset of the X input. A trim voltage of  $\pm 3.5\text{mV}$  applied to the "low side" X input ( $X_2$  for positive input voltages on  $X_1$ ) can produce similar accuracies over a 100 to 1 denominator range. To trim, apply a signal which varies from 100mV to 10V at a low frequency (less than 500Hz) to both inputs. An offset sine wave or ramp is suitable. Since the ratio of the quantities should be constant, the ideal output would be a constant 10V. Using AC coupling on an oscilloscope, adjust the offset control for minimum output voltage variation.




FIGURE 4. Basic Divider Connection.

## SQUARE-ROOTER

A square-rooter connection is shown in Figure 5. Input voltage is limited to one polarity (positive for the connection shown). The diode prevents circuit latch-up




FIGURE 5. Square-Rooter Connection.



should the input go negative. The circuit can be configured for negative input and positive output by reversing the polarity of both the X and Y inputs. The output polarity can be reversed by reversing the diode and X

## APPLICATIONS






FIGURE 6. Difference-of-Squares.



The SF pin or a Z-attenuator can be used to provide overall signal amplification. Operation from a single supply is possible; bias  $Y_2$  to  $V_s/2$ .

FIGURE 9. Linear AM Modulator.



- NOTES: 1) Gain is  $\times 10$  per volt of  $E_c$ , zero to  $\times 50$ .  
 2) Wideband (10Hz to 30kHz) output noise is 3mV rms, typ. corresponding to a FS S/N ratio of 70dB.  
 3) Noise referred to signal input, with  $E_c = \pm 5V$ , is 60 $\mu$ V rms, typ.  
 4) Bandwidth is DC to 20kHz, -3dB, independent of gain.

FIGURE 7. Voltage-Controlled Amplifier.




FIGURE 10. Percentage Computer.




FIGURE 8. Sine-Function Generator.




FIGURE 11. Bridge-Linearization Function.

## Wide Bandwidth PRECISION ANALOG MULTIPLIER

### FEATURES

- WIDE BANDWIDTH: 10MHz TYP
- ±0.5% MAX 4-QUADRANT ERROR
- INTERNAL WIDE-BANDWIDTH OP AMP
- EASY TO USE
- LOW COST

### APPLICATIONS


- PRECISION ANALOG SIGNAL PROCESSING
- MODULATION AND DEMODULATION
- VOLTAGE-CONTROLLED AMPLIFIERS
- VIDEO SIGNAL PROCESSING
- VOLTAGE-CONTROLLED FILTERS AND OSCILLATORS

### DESCRIPTION

The MPY634 is a wide bandwidth, high accuracy, four-quadrant analog multiplier. Its accurately laser-trimmed multiplier characteristics make it easy to use in a wide variety of applications with a minimum of external parts, often eliminating all external trimming. Its differential X, Y, and Z inputs allow configuration as a multiplier, squarer, divider, square-rooter, and other functions while maintaining high accuracy.

The wide bandwidth of this new design allows signal processing at I.F., R.F., and video frequencies. The internal output amplifier of the MPY634 reduces design complexity compared to other high frequency multipliers and balanced modulator circuits. It is capable of performing frequency mixing, balanced modulation, and demodulation with excellent carrier rejection.

An accurate internal voltage reference provides precise setting of the scale factor. The differential Z input allows user-selected scale factors from 0.1 to 10 using external feedback resistors.



# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$  and  $V_S = \pm 15\text{VDC}$  unless otherwise specified.

MODEL	MPY634KP			MPY634AM			MPY634BM			MPY634SM			UNITS	
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<b>MULTIPLIER PERFORMANCE</b>														
Transfer Function				$(X_1 - X_2)(Y_1 - Y_2) + Z_2$										
Total Error <sup>(1)</sup> ( $-10\text{V} \leq X, Y \leq +10\text{V}$ )			±2.0			±1.0			±0.5				%	
$T_A = \text{min to max}$		±2.5			±1.5			±1.0					±2.0	%
Total Error vs Temperature		±0.03			±0.022			±0.015					±0.02	%/°C
Scale Factor Error (SF = 10.000V Nominal) <sup>(2)</sup>		±0.25			±0.1			*					*	%
Temperature Coefficient of Scaling Voltage		±0.02			±0.01			±0.01					*	%/°C
Supply Rejection ( $\pm 15\text{V} \pm 1\text{V}$ )		*			±0.01			*					*	%
Nonlinearity:														
X ( $X = 20\text{V}$ pk-pk, $Y = 10\text{V}$ )		*			±0.4			0.2		±0.3			*	%
Y ( $Y = 20\text{V}$ pk-pk, $X = 10\text{V}$ )		*			±0.01			*		±0.1			*	%
Feedthrough <sup>(3)</sup>														
X (Y Nulled, $Y = 20\text{V}$ pk-pk, 50Hz)		±0.3			±0.3			±0.15		±0.3			*	%
Y (X Nulled, $Y = 20\text{V}$ pk-pk, 50Hz)		*			±0.01			*		±0.1			*	%
Both Inputs (500kHz, 1V rms)														
Unnulled	40	50		45	55			60						dB
Nulled	55	60		55	65		60	70						dB
Output Offset Voltage		±50	±100		±5	±30		*		±15			*	mV
Output Offset Voltage Drift		*			±200			±100					±500	$\mu\text{V}/^\circ\text{C}$
<b>DYNAMICS</b>														
Small Signal BW, Y Input ( $V_{\text{OUT}} = 0.1\text{V rms}$ )	6	*		6	10		8	*		6	*			MHz
1% Amplitude Error ( $C_{\text{LOAD}} = 1000\text{pF}$ )		*			100			*		*				kHz
Slew Rate ( $V_{\text{OUT}} = 20\text{V}$ pk-pk)		*			20			*		*				V/ $\mu\text{s}$
Settling Time (to 1%, $\Delta V_{\text{OUT}} = 20\text{V}$ )		*			2			*		*				$\mu\text{s}$
<b>NOISE</b>														
Noise Spectral Density: SF = 10V		*			0.8			*		*				$\mu\text{V}/\sqrt{\text{Hz}}$
Wideband Noise:														
f = 10Hz to 5MHz		*			1			*		*				mV/rms
f = 10Hz to 10kHz		*			90			*		*				$\mu\text{V}/\text{rms}$
<b>OUTPUT</b>														
Output Voltage Swing	*			±11			*			*				V
Output Impedance ( $f \leq 1\text{kHz}$ )		*			0.1			*		*				$\Omega$
Output Short Circuit Current ( $R_L = 0, T_A = \text{min to max}$ )		*			30			*		*				mA
Amplifier Open Loop Gain ( $f = 50\text{Hz}$ )		*			85			*		*				dB
<b>INPUT AMPLIFIERS</b> (X, Y and Z)														
Signal Voltage Range														
Differential or Common-Mode		*			±10			*		*				V
Operating Differential		*			±12			*		*				V
Offset Voltage X, Y		±25	±100		±5	±20		±2	±10				*	mV
Offset Voltage Drift X, Y		200			100			50					*	$\mu\text{V}/^\circ\text{C}$
Offset Voltage Z		±25	±100		±5	±30		±2	±15				*	mV
Offset Voltage Drift Z		*			200			100				500	*	$\mu\text{V}/^\circ\text{C}$
CMRR	*	*		60	80		70	90		*			*	dB
Bias Current		*			0.8	2.0		*		*			*	$\mu\text{A}$
Offset Current		*			0.1			*		*		2.0	*	$\mu\text{A}$
Differential Resistance		*			10			*		*			*	M $\Omega$
<b>DIVIDER PERFORMANCE</b>														
Transfer Function ( $X_1 > X_2$ )		*			$10\text{V} \frac{(Z_2 - Z_1)}{(X_1 - X_2)} + Y_1$									
Total Error <sup>(1)</sup> untrimmed ( $X = 10\text{V}, -10\text{V} \leq Z \leq +10\text{V}$ )		1.5			±0.75			±0.35			±0.75		*	%
( $X = 1\text{V}, -1\text{V} \leq Z \leq +1\text{V}$ )		4.0			±2.0			±1.0			*		*	%
( $0.1\text{V} \leq X \leq 10\text{V}, -10\text{V} \leq Z \leq 10\text{V}$ )		5.0			±2.5			±1.0			*		*	%

# ELECTRICAL (CONT)

At  $T_A = +25^\circ\text{C}$  and  $V_S = \pm 15\text{VDC}$  unless otherwise specified.

MODEL	MPY634KP			MPY634AM			MPY634BM			MPY634SM			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>SQUARE PERFORMANCE</b>													
Transfer Function		*		$\frac{(X_1 - X_2)^2}{10V} + Z_2$				*			*		
Total Error ( $-10V \leq X \leq 10V$ )		$\pm 1.2$		$\pm 0.6$				$\pm 0.3$			*		%
<b>SQUARE-ROOTER PERFORMANCE</b>													
Transfer Function ( $Z_1 \leq Z_2$ )		*		$\sqrt{10V(Z_2 - Z_1)} + X_2$				*			*		
Total Error <sup>(1)</sup> ( $1V \leq Z \leq 10V$ )		$\pm 2.0$		$\pm 1.0$				$\pm 0.5$			*		%
<b>POWER SUPPLY</b>													
Supply Voltage:													
Rated Performance		*		$\pm 15$				*			*		VDC
Operating	*	*	*	$\pm 8$				*	*	*	*	$\pm 20$	VDC
Supply Current, Quiescent	*	*	*	4				*	*	*	*	*	mA
<b>TEMPERATURE RANGE</b>													
Operating	*	*	*	$-25$				*	*	*	*	$+125$	$^\circ\text{C}$
Storage	$-40$		$+85$	$-65$				$+85$	*	*	*	$+150$	$^\circ\text{C}$

\* Specification same as for MPY634AM.


NOTES: (1) Figures given are percent of full scale,  $\pm 10V$  (i.e.,  $0.01\% = 1mV$ ). (2) May be reduced to 3V using external resistor between  $-V_S$  and SF. (3) Irreducible component due to nonlinearity; excludes effect of offsets.

## ABSOLUTE MAXIMUM RATINGS

Parameter	MPY634AM/BM/KP	MPY634SM
Power Supply Voltage	$\pm 18$	$\pm 20$
Power Dissipation	500mW	*
Output Short-Circuit to Ground	Indefinite	*
Input Voltage (all X, Y and Z)	$\pm V_S$	*
Operating Temperature Range	$-25^\circ\text{C}$ to $+85^\circ\text{C}$	$-55^\circ\text{C}$ to $+125^\circ\text{C}$
Storage Temperature Range	$-65^\circ\text{C}$ to $+150^\circ\text{C}$	*
Lead Temperature (10s soldering)	$+300^\circ\text{C}$	*

\* Specification same as for MPY634AM/BM/KP.

## PIN CONFIGURATION (TOP VIEW)



## MECHANICAL

### METAL TO-100

NOTE:  
Leads in true position within .010" (.25mm) R at MMT at seating plane.  
Pin numbers shown for reference only. Numbers may not be marked on package.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.235	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.165	.185	4.19	4.70
D	.018	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.230 BASIC		5.84 BASIC	
H	.028	.034	0.71	0.86
J	.028	.045	0.74	1.14
K	.500		12.70	
L	.120	.160	3.05	4.06
M	.36° BASIC		.36° BASIC	
N	.110	.120	2.79	3.05







### PLASTIC DUAL-IN-LINE



NOTE:  
Leads in true position within .010" (.25mm) R at MMC at seating plane.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.650	.785	16.76	19.94
B	.220	.260	5.59	7.11
C		.200		5.08
D	.015	.023	0.38	0.58
F	.030	.070	0.76	1.78
G	.100 BASIC		2.54 BASIC	
H	.030	.095		
J	.008	.015	0.20	0.38
K	.100		2.54	
L	.300 BASIC		7.62 BASIC	
M		.15°		.15°
N	.020	.050	0.51	1.27


# TYPICAL PERFORMANCE CURVES

$T_A = +25^\circ\text{C}$ ,  $V_S = \pm 15\text{VDC}$  unless otherwise noted.





BIAS CURRENTS VS TEMPERATURE  
(X, Y or Z inputs)



## THEORY OF OPERATION

The transfer function for the MPY634 is:

$$V_{OUT} = A \left[ \frac{(X_1 - X_2)(Y_1 - Y_2)}{SF} - (Z_1 - Z_2) \right]$$

where:

A = open-loop gain of the output amplifier (typically 85dB at DC).

SF = Scale Factor. Laser-trimmed to 10V but adjustable over a 3V to 10V range using external resistors.

X, Y, Z are input voltages. Full-scale input voltage is equal to the selected SF. (Max input voltage =  $\pm 1.25$  SF.)

An intuitive understanding of transfer function can be gained by analogy to the op amp. By assuming that the open-loop gain, A, of the output operational amplifier is infinite, inspection of the transfer function reveals that any  $V_{OUT}$  can be created with an infinitesimally small quantity within the brackets. Then, an application circuit can be analyzed by assigning circuit voltages for all X, Y and Z inputs and setting the bracketed quantity equal to zero. For example, the basic multiplier connec-

tion in Figure 1,  $Z_1 = V_{OUT}$  and  $Z_2 = 0$ . The quantity within the brackets then reduces to:

$$\frac{(X_1 - X_2)(Y_1 - Y_2)}{SF} - (V_{OUT} - 0) = 0$$

This approach leads to a simple relationship which can be solved for  $V_{OUT}$  to provide the closed-loop transfer function.

The scale factor is accurately factory-adjusted to 10V and is typically accurate to within 0.1% or less. The scale factor may be adjusted by connecting a resistor or potentiometer between pin SF and the  $-V_S$  power supply. The value of the external resistor can be approximated by:

$$R_{SF} = 5.4k\Omega \left[ \frac{SF}{10 - SF} \right]$$

Internal device tolerances make this relationship accurate to within approximately 25%. Some applications can benefit from reduction of the SF by this technique. The reduced input bias current, noise, and drift achieved by this technique can be likened to operating the input circuitry in a higher gain, thus reducing output contributions to these effects. Adjustment of the scale factor does not affect bandwidth.

The MPY634 is fully characterized at  $V_s = \pm 15V$  but operation is possible down to  $\pm 8V$  with an attendant reduction of input and output range capability. Operation at voltages greater than  $\pm 15V$  allows greater output swing to be achieved by using an output feedback attenuator (Figure 1).




FIGURE 1. Connections for Scale-Factor of Unity.

As with any wide bandwidth circuit, the power supplies should be bypassed with high frequency ceramic capacitors. These capacitors should be located as near as practical to the power supply connections of the MPY634. Improper bypassing can lead to instability, overshoot, and ringing in the output.

### BASIC MULTIPLIER CONNECTION

Figure 2 shows the basic connection as a multiplier. Accuracy is fully specified without any additional user-trimming circuitry. Some applications can benefit from trimming of one or more of the inputs. The fully differential inputs facilitate referencing the input quantities to the source voltage common terminal for maximum accuracy. They also allow use of simple offset voltage trimming circuitry as shown on the X input.




FIGURE 2. Basic Multiplier Connection.

The differential Z input allows an offset to be summed in  $V_{OUT}$ . In basic multiplier operation the  $Z_2$  input serves as the output voltage ground reference and should be connected to the ground of the driven system for maximum accuracy.

A method of changing (lowering) SF by connecting to the SF pin was discussed previously. Figure 1 shows an

alternative method of changing the effective SF of the overall circuit by using an attenuator in the feedback connection to  $Z_1$ . This method puts the output amplifier in a higher gain and is thus accompanied by a reduction in bandwidth and an increase in output offset voltage. The larger output offset may be reduced by applying a trimming voltage to the high impedance input,  $Z_2$ .

The flexibility of the differential Z inputs allows direct conversion of the output quantity to a current. Figure 3 shows the output voltage differentially-sensed across a series resistor forcing an output-controlled current. Addition of a capacitor load then creates a time integration function useful in a variety of applications such as power computation.




FIGURE 3. Conversion of Output to Current.

### SQUARER CIRCUIT (FREQUENCY DOUBLER)

Squarer, or frequency doubler, operation is achieved by paralleling the X and Y inputs of the standard multiplier circuit. Inverted output can be achieved by reversing the differential input terminals of either the X or Y input. Accuracy in the squaring mode is typically a factor of two better than the specified multiplier mode with maximum error occurring with small (less than 1V) inputs. Better accuracy can be achieved for small input voltage levels by reducing the scale factor, SF.

### DIVIDER OPERATION

The MPY634 can be configured as a divider as shown in Figure 4. High impedance differential inputs for the numerator and denominator are achieved at the Z and X inputs respectively. Feedback is applied to the  $Y_2$  input, and  $Y_1$  is normally referenced to output ground. Alternatively, as the transfer function implies, an input applied to  $Y_1$  can be summed directly into  $V_{OUT}$ . Since the feedback connection is made to a multiplying input, the effective gain of the output op amp varies as a function of the denominator input voltage. Therefore, the bandwidth of the divider function is proportional to the denominator voltage (see Typical Performance Curves).

Accuracy of the divider mode typically ranges from 1.0% to 2.5% for a 10 to 1 denominator range depending on device grade. Accuracy is primarily limited by input offset voltages and can be significantly improved by trimming the offset of the X input. A trim voltage of

$\pm 3.5\text{mV}$  applied to the "low side" X input ( $X_2$  for positive input voltages on  $X_1$ ) can produce similar accuracies over a 100 to 1 deominator range. To trim, apply a signal which varies from 100mV to 10V at a low frequency (less than 500Hz). An offset sine wave or ramp is suitable. Since the ratio of the quantities should be constant, the ideal output would be a constant 10V. Using AC coupling on an oscilloscope, adjust the offset control for minimum output voltage variation.




FIGURE 4. Basic Divider Connection.

## SQUARE-ROOTER

A square-rooter connection is shown in Figure 5. Input voltage is limited to one polarity (positive for the connection shown). The diode prevents circuit latch-up should the input go negative. The circuit can be configured for negative input and positive output by reversing the polarity of both the X and Y inputs. The output polarity can be reversed by reversing the diode and X input polarity. A load resistance of approximately 10k $\Omega$  must be provided. Trimming for improved accuracy would be accomplished at the Z input.




FIGURE 5. Square-Rooter Connection.

## APPLICATIONS




FIGURE 6. Phase Detector.

Multiplier connection followed by a low-pass filter forms phase detector useful in phase-locked-loop circuitry.  $R_x$  is often used in PLL circuitry to provide desired loop-damping characteristics.




FIGURE 7. Voltage-Controlled Amplifier.

Minor gain adjustments are accomplished with the 1k $\Omega$  variable resistor connected to the scale factor adjustment pin, SF. Bandwidth of this circuit is limited by  $A_1$ , which is operated at relatively high gain.






FIGURE 8. Sine-Function Generator.

With a linearly changing 0—10V input, this circuit's output follows 0° to 90° of a sine function with a 10V peak output amplitude.





FIGURE 9. Linear AM Modulator.

By injecting the input carrier signal into the output through connection to the Z<sub>2</sub> input, conventional amplitude modulation is achieved. Amplification can be achieved by use of the SF pin, or Z attenuator (at the expense of bandwidth).




Squaring a sinusoidal input creates an output frequency of twice of the input. The DC output component is removed by AC-coupling the output.

FREQUENCY DOUBLER

INPUT SIGNAL: 20V p-p, 200KHz  
OUTPUT SIGNAL: 10V p-p, 400KHz

FIGURE 10. Frequency Doubler.



The basic multiplier connection performs balanced modulation. Carrier rejection can be improved by trimming the offset voltage of the modulation input. Better carrier rejection above 2MHz is typically achieved by interchanging the X and Y inputs (carrier applied to the X input).


CARRIER:  $f_c = 2\text{MHz}$ , AMPLITUDE = 1V rms  
SIGNAL:  $f_s = 120\text{kHz}$ , AMPLITUDE = 10V peak

FIGURE 11. Balanced Modulator.

## Precision VOLTAGE REFERENCE


### FEATURES

- +10.00V OUTPUT
- HIGH ACCURACY,  $\pm 0.005V$  untrimmed
- VERY-LOW DRIFT, 1ppm/ $^{\circ}C$  max
- EXCELLENT STABILITY, 10ppm/1000hrs typ
- LOW NOISE,  $6\mu V$ , p-p typ. 0.1Hz to 10Hz
- WIDE SUPPLY RANGE, up to 35V



### APPLICATIONS

- PRECISION CALIBRATED VOLTAGE STANDARD
- TRANSDUCER EXCITATION
- D/A AND A/D CONVERTER REFERENCE
- PRECISION CURRENT REFERENCE
- ACCURATE COMPARATOR THRESHOLD REFERENCE
- DIGITAL VOLTMETERS
- TEST EQUIPMENT



### DESCRIPTION

The REF10 is a precision voltage reference which provides a +10.00V output. The drift is laser-trimmed to 1ppm/ $^{\circ}C$  max (KM grade) over the full specification range. This is in contrast to some references which guarantee drift over a limited portion of their specification temperature range. The REF10 achieves its precision without a heater. This results in low quiescent current, fast warm-up, excellent stability, and low noise.

The output can be adjusted with minimal effect on drift or stability. Single supply operation over 13.5V to 35V supply range and excellent overall specifications make the REF10 an ideal choice for the most demanding applications such as precision system standards, D/A and A/D references, transducer excitation etc.

# SPECIFICATIONS


## ELECTRICAL

At  $T_A = +25^\circ\text{C}$  and +15VDC power supply unless otherwise noted.

PARAMETER	CONDITION	REF10JM/KM/RM/SM			UNITS
		MIN	TYP	MAX	
<b>OUTPUT VOLTAGE</b>					
Initial	$T_A = +25^\circ\text{C}$	9.995	10.000	10.005	V
Trim Range <sup>(1)</sup>		-0.100		+0.250	V
vs Temperature <sup>(2)</sup> : KM	$0^\circ\text{C}$ to $+70^\circ\text{C}$			1	ppm/ $^\circ\text{C}$
JM	$0^\circ\text{C}$ to $+70^\circ\text{C}$			3	ppm/ $^\circ\text{C}$
SM	$-55^\circ\text{C}$ to $+125^\circ\text{C}$			3	ppm/ $^\circ\text{C}$
RM	$-55^\circ\text{C}$ to $+125^\circ\text{C}$			6	ppm/ $^\circ\text{C}$
vs Supply (line regulation)	$V_{CC} = 13.5$ to $35\text{V}$		0.001	0.002	%/V
vs Output Current (load regulation)	$I_L = 0$ to $\pm 10\text{mA}$		0.001	0.002	%/mA
vs Time <sup>(3)</sup>	$T_A = +25^\circ\text{C}$		10	$\pm 50$	ppm/1000 hrs
<b>NOISE</b>	0.1Hz to 10Hz		6	25	$\mu\text{V p-p}$
<b>OUTPUT CURRENT</b>	Source or Sink	$\pm 10$			mA
<b>INPUT VOLTAGE RANGE</b>		13.5		35	V
<b>QUIESCENT CURRENT</b>	$I_{OUT} = 0$		4.5	6	mA
<b>WARM-UP TIME</b>	To 0.1%		10		$\mu\text{s}$
<b>TEMPERATURE RANGE</b>					
Specification: JM, KM		0		+70	$^\circ\text{C}$
RM, SM		-55		+125	$^\circ\text{C}$
Operating: JM, KM		-25		+85	$^\circ\text{C}$
RM, SM		-55		+125	$^\circ\text{C}$
Storage		-65		+125	$^\circ\text{C}$

NOTES: (1) Trimming the offset voltage will affect the drift slightly. See Installation and Operating Instructions for details. (2) The "box method" is used to specify output voltage drift vs temperature. See the Discussion of Performance section. (3) Sample tested with power applied continuously.

## ORDERING INFORMATION



## ABSOLUTE MAXIMUM RATINGS

Input Voltage	40V
Power Dissipation at $+25^\circ\text{C}$	200mW
Operating Temperature Range	
REF10JM/KM	$-25^\circ\text{C}$ to $+85^\circ\text{C}$
REF10RM/SM	$-55^\circ\text{C}$ to $+125^\circ\text{C}$
Storage Temperature Range	$-65^\circ\text{C}$ to $+125^\circ\text{C}$
Lead Temperature (soldering, 10s)	$+300^\circ\text{C}$
Short-Circuit Protection at $+25^\circ\text{C}$	
to Common or +15VDC	Continuous

## MECHANICAL


**TO-99 PACKAGE**

**NOTE:**  
Leads in true position within 0.010" (0.25mm) R at MMC at seating plane.  
Pin numbers shown for reference only. Numbers not marked on package.  
Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.165	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	--	12.7	--
L	.110	.160	2.79	4.06
M	.45° BASIC		45° BASIC	
N	.095	.105	2.41	2.67











**WEIGHT:** 1 gram

## PIN CONFIGURATION



\*Pin 3 is an unbuffered 6.3V output. Any load will affect the output voltage and drift. A load of  $1\mu\text{A}$  on pin 3 will typically change the output voltage by  $50\mu\text{V}$  and the drift by  $0.1\text{ppm}/^\circ\text{C}$ .

# TYPICAL PERFORMANCE CURVES



NOISE TEST CIRCUIT

## THEORY OF OPERATION

The following discussion refers to the diagram on the first page.

In operation, approximately 6.3V is applied to the noninverting input of op amp  $A_1$  by zener diode  $DZ_1$ . This voltage is amplified by  $A_1$  to produce the 10.00V output. The gain is determined by  $R_1$  and  $R_2$ :  $G = (R_1 + R_2)/R_1$ .  $R_1$  and  $R_2$  are actively laser-trimmed to produce an exact 10.00V output. The zener operating current is derived from the regulated output voltage through  $R_3$ . This feedback arrangement provides closely regulated zener current.  $R_3$  is actively laser-trimmed to set the zener current to a level which results in low drift at the output of  $A_1$ .  $R_4$  allows user-trimming of the output voltage by providing for a small external adjustment of amplifier gain. Since the TCR of  $R_4$  closely matches the TCR of the gain setting resistors, the voltage trim has minimal effect on the drift of the reference.

## DISCUSSION OF PERFORMANCE

The REF10 is designed for applications requiring a precision voltage reference where both the initial value at room temperature and the drift over temperature are of importance to the user. Two basic methods of specifying voltage reference drift versus temperature are in common usage in the industry—the “butterfly method” and the “box method.” The REF10 is specified with the more commonly used box method. The “box” is formed by the high and low specification temperatures and a diagonal, the slope of which is equal to the maximum specified drift.

For the REF10 each J and K unit is tested at temperatures of 0°C, +25°C, +50°C, and +70°C and each R and S unit is tested at -55°C, -25°C, 0°C, +25°C, +50°C, +75°C, +100°C and +125°C. The minimum and maximum test voltages must meet this condition:

$$\left[ \frac{(V_{OUT\ max} - V_{OUT\ min})/10V}{T_{high} - T_{low}} \right] \times 10^6 \leq \text{drift specification}$$

This assures the user that the variations of output voltage that occur as the temperature changes within the specification range  $T_{low}$  to  $T_{high}$  will be contained within a box whose diagonal has a slope equal to the maximum specified drift. Since the shape of the actual drift curve is not known, the vertical position of the box is not exactly known either. It is, however, bounded by  $V_{Upper\ Bound}$  and  $V_{Lower\ Bound}$  (see Figure 1).

Figure 1 uses the REF10KM as an example. It has a drift specification of 1ppm/°C maximum and a specification temperature range of 0°C to +70°C. The “box” height ( $V_1$  to  $V_2$ ) is 700μV and upper bound and lower bound voltages are a maximum of 700μV away from the voltage at +25°C.




FIGURE 1. REF10KM Output Voltage Drift.

## INSTALLATION AND OPERATING INSTRUCTIONS

### BASIC CIRCUIT CONNECTION

Figure 2 shows the proper connection of the REF10. To achieve the specified performance, pay careful attention to layout. A low resistance star configuration will reduce voltage errors, noise pickup, and noise coupled from the power supply. Commons should be connected as indicated being sure to minimize interconnection resistances.

### OPTIONAL OUTPUT VOLTAGE ADJUSTMENT

Optional output voltage adjustment circuits are shown in Figure 3 and 4. Trimming the output voltage will change the voltage drift by approximately 0.01ppm/°C




FIGURE 2. REF10 Installation.

per mV of trimmed voltage. In the circuit in Figure 3 any mismatch in TCR between the two sections of the potentiometer will also affect drift but the effect of the  $\Delta TCR$  is reduced by a factor of 40 by the internal resistor divider. A high quality potentiometer, with good mechanical stability, such as a cermet, should be used. The circuit in Figure 3 has a range of approximately +250mV to -100mV. The circuit in Figure 4 has less range but provides higher resolution. The mismatch in TCR between  $R_S$  and the internal resistors can introduce some slight drift. This effect is minimized if  $R_S$  is kept significantly larger than the 156k $\Omega$  internal resistor. A TCR of 100ppm/ $^{\circ}C$  is normally sufficient.




FIGURE 3. REF10 Optional Output Voltage Adjust.




FIGURE 4. REF10 Optional Output Voltage Fine Adjust.




FIGURE 5. Precision Reference with Filtering.

## APPLICATION INFORMATION

High accuracy, extremely-low drift, and small size make the REF10 ideal for demanding instrumentation and system voltage reference applications. Since no heater is required, low power supply current designs are readily achievable. Also the REF10 has lower output noise and much faster warm-up times than heated references, permitting high precision without extra power or additional supplies. It should be considered that operating any integrated circuit at an elevated temperature will reduce its MTTF.

A variety of application circuits are shown in Figures 5 through 11.




FIGURE 6.  $\pm 10V$  Reference.




FIGURE 7. Positive Precision Current Source.




FIGURE 8. Stacked References.




FIGURE 9.  $\pm 5\text{V}$  Reference.




FIGURE 10. +5V and +10V Reference.




FIGURE 11. +10V Reference with Output Current Boost Using a Resistor to Drive a 600Ω Bridge.

## Precision VOLTAGE REFERENCE

### FEATURES

- +10.00V OUTPUT
- HIGH ACCURACY,  $\pm 0.005V$
- VERY LOW DRIFT, 1ppm/°C max
- EXCELLENT STABILITY, 50ppm/1000hrs.
- LOW NOISE,  $6\mu V$ , p-p typ, 0.1Hz to 10Hz
- WIDE SUPPLY RANGE, up to 35V
- LOW QUIESCENT CURRENT, 8mA max
- USEFUL MATCHED RESISTOR PAIR INCLUDED


### APPLICATIONS

- PRECISION CALIBRATED VOLTAGE STANDARD
- TRANSDUCER EXCITATION
- D/A AND A/D CONVERTER REFERENCE
- PRECISION CURRENT REFERENCE
- ACCURATE COMPARATOR THRESHOLD REFERENCE
- DIGITAL VOLTMETERS
- TEST EQUIPMENT

### DESCRIPTION

The REF101 is a precision voltage reference which provides a +10.00V output. The drift is laser-trimmed to 1ppm/°C max (KM grade) over the full specification range. This is in contrast to some references which guarantee drift over a limited portion of their specification temperature range. The REF101 achieves its precision without a heater. This results in low quiescent current (4.5mA typ), fast warm-up (1msec to 0.1%), excellent stability (50ppm/1000hrs typ), and low noise ( $25\mu V$ , p-p max, 0.1Hz to 10Hz).

The output can be adjusted with minimal effect on drift or stability. Additionally, the REF101 contains a matched pair of user-accessible precision 20k $\Omega$  resistors which are useful in a variety of applications. Single supply operation over 13.5V to 35V supply range and excellent overall specifications make the REF101 an ideal choice for the most demanding applications such as precision system standards, D/A and A/D references, transducer excitation etc.





# SPECIFICATIONS

## ELECTRICAL


At  $T_A = +25^\circ\text{C}$  and +15VDC power supply unless otherwise noted.

PARAMETER	CONDITION	REF101JM/KM/RM/SM			UNITS
		MIN	TYP	MAX	
<b>OUTPUT VOLTAGE</b>					
Initial	$T_A = +25^\circ\text{C}$	9.995	10.000	10.005	V
Trim Range(1)		-0.100		+0.250	V
vs Temperature(2)					
KM	$0^\circ\text{C}$ to $+70^\circ\text{C}$		1		ppm/ $^\circ\text{C}$
JM	$0^\circ\text{C}$ to $+70^\circ\text{C}$		2		ppm/ $^\circ\text{C}$
SM	$-55^\circ\text{C}$ to $+125^\circ\text{C}$		3		ppm/ $^\circ\text{C}$
RM	$-55^\circ\text{C}$ to $+125^\circ\text{C}$		6		ppm/ $^\circ\text{C}$
vs Supply (line regulation)	$V_{CC} = 13.5$ to $35\text{V}$		0.001	0.002	%/V
vs Output Current					
(load regulation)	$I_L = 0$ to $\pm 10\text{mA}$		0.001	0.002	%/mA
vs Time	$T_A = +25^\circ\text{C}$		50		ppm/1000 hrs
<b>NOISE</b>	0.1Hz to 10Hz		6	25	$\mu\text{V}$ p-p
<b>OUTPUT CURRENT</b>	Source or Sink	$\pm 10$			mA
<b>INPUT VOLTAGE RANGE</b>		13.5		35	V
<b>QUIESCENT CURRENT</b>	$I_{OUT} = 0$		4.5	6	mA
<b>WARM-UP TIME</b>	To 0.1%		10		$\mu\text{sec}$
<b>UNCOMMITTED RESISTORS</b>					
Resistance			20	$\pm 0.05$	k $\Omega$
Match			$\pm 0.01$		%
TCR			50		ppm/ $^\circ\text{C}$
TCR Tracking			2		ppm/ $^\circ\text{C}$
<b>TEMPERATURE RANGE</b>					
Specification					
JM, KM		0		+70	$^\circ\text{C}$
RM, SM		-55		+125	$^\circ\text{C}$
Operating					
JM, KM		-25		+85	$^\circ\text{C}$
RM, SM		-55		+125	$^\circ\text{C}$
Storage		-65		+125	$^\circ\text{C}$

### NOTES:

1. Trimming the offset voltage will affect the drift slightly. See Installation and Operating Instructions for details.
2. The "box method" is used to specify output voltage drift vs temperature. See the Discussion of Performance section.


### ORDERING INFORMATION



### ABSOLUTE MAXIMUM RATINGS

Input Voltage	40V
Power Dissipation at $+25^\circ\text{C}$	200mW
Operating Temperature Range	
REF101JM/KM	$-25^\circ\text{C}$ to $+85^\circ\text{C}$
REF101RM/SM	$-55^\circ\text{C}$ to $+125^\circ\text{C}$
Storage Temperature Range	$-65^\circ\text{C}$ to $+125^\circ\text{C}$
Lead Temperature (soldering, 10sec)	$+300^\circ\text{C}$
Short-Circuit Protection at $+25^\circ\text{C}$	
To Common or +15VDC	Continuous

## MECHANICAL



### NOTE:

Leads in true position within  $0.010"$  ( $0.25\text{mm}$ ) R at MMC at seating plane.

Pin numbers shown for reference only. Numbers not marked on package.


Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2)


DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.165	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	--	12.7	--
L	.110	.160	2.79	4.06
M	45 $^\circ$ BASIC		45 $^\circ$ BASIC	
N	.095	.105	2.41	2.67

WEIGHT: 1 gram


ORDER: REF101JM, REF101KM  
REF101RM, REF101SM

### PIN CONFIGURATION















NOISE TEST CIRCUIT



OPTIONAL OUTPUT VOLTAGE FINE ADJUSTMENT CIRCUIT.

## TYPICAL PERFORMANCE CURVES



## THEORY OF OPERATION

The following discussion refers to the diagram on the first page.

In operation, approximately 6.3V is applied to the noninverting input of op amp A<sub>1</sub> by zener diode DZ<sub>1</sub>. This voltage is amplified by A<sub>1</sub> to produce the 10.00V output. The gain is determined by R<sub>1</sub> and R<sub>2</sub>:  $G = (R_1 + R_2)/R_1$ . R<sub>1</sub> and R<sub>2</sub> are actively laser-trimmed to produce an exact 10.00V output. The zener operating current is derived from the regulated output voltage through R<sub>3</sub>. This feedback arrangement provides closely regulated zener current. R<sub>3</sub> is actively laser-trimmed to set the zener current to a level which results in low drift at the output of A<sub>1</sub>. The adjustment of output voltage and zener current is interactive and several iterations may be used to achieve the desired results. R<sub>4</sub> allows user-trimming of the output voltage by providing for a small external adjustment of amplifier gain. Since the TCR of R<sub>4</sub> closely matches the TCR of the gain setting resistors, the voltage trim has minimal effect on the drift of the reference.

## DISCUSSION OF PERFORMANCE

The REF101 is designed for applications requiring a precision voltage reference where both the initial value at room temperature and the drift over temperature are of importance to the user. Two basic methods of specifying voltage reference drift versus temperature are in common usage in the industry — the “butterfly method” and the “box method”. Neither of these methods is entirely satisfactory in cases where the drift versus temperature is relatively nonlinear as is the case with most voltage references. The REF101 is specified with the more commonly used box method. The “box” is formed by the high and low specification temperatures and a diagonal, the slope of which is equal to the maximum specified drift.

For the REF101 each J and K unit is tested at temperatures of 0°C, +25°C, +50°C, and +70°C and each R and S unit is tested at -55°C, -25°C, 0°C, +25°C, +50°C, +75°C, +100°C and +125°C. The minimum and maximum test voltages must meet this condition.

$$\left[ \frac{(V_{OUT\ max} - V_{OUT\ min})/10V}{T_{high} - T_{low}} \right] \times 10^6 \leq \text{drift specification}$$

This assures the user that the variations of output voltage that occur as the temperature changes within the specification range T<sub>low</sub> to T<sub>high</sub> will be contained within a box whose diagonal has a slope equal to the maximum specified drift. Since the shape of the actual drift curve is not known, the vertical position of the box is not exactly known either. It is, however, bounded by V<sub>Upper Bound</sub> and V<sub>Lower Bound</sub> (See Figure 1).

Figure 1 uses the REF101KM as an example. It has a drift specification of 1ppm/°C maximum and a spec-

ification temperature range of 0°C to +70°C. The “box” height (V<sub>1</sub> to V<sub>2</sub>) is 700μV and upper bound and lower bound voltages are a maximum of 700μV away from the voltage at +25°C.





FIGURE 1. REF101KM Output Voltage Drift.

## INSTALLATION AND OPERATING INSTRUCTIONS

### BASIC CIRCUIT CONNECTION

Figure 2 shows the proper connection of the REF101. To achieve the specified performance, pay careful attention to layout. A low resistance star configuration will reduce voltage errors, noise pickup, and noise coupled from the power supply. Commons should be connected as indicated being sure to minimize interconnection resistances.



#### NOTES:

1. Load resistances here of up to a few ohms have negligible effect on performance.
2. A relatively constant current of approx. 2mA at 50ppm/°C flows in this lead.
  1. In this lead would introduce about 2mV error (adjustable to zero) with about 0.1ppm/°C drift at the output.
3. A resistance of 0.1Ω in series with these leads will cause a 1mV error when the lead current is at its maximum of 10mA. This results in a 0.01% error of 10V.

FIGURE 2. REF101 Basic Circuit Connection.

## OPTIONAL OUTPUT VOLTAGE ADJUSTMENT

Optional output voltage adjustment circuits are shown in Figures 3 and 4. Trimming the output voltage will change the voltage drift by approximately 0.01ppm/°C per mV of trimmed voltage. In the circuit in Figure 3 any mismatch in TCR between the two sections of the potentiometer will also affect drift but the effect of the  $\Delta$ TCR is reduced by a factor of 40 by the internal resistor divider. A high quality potentiometer, with good mechanical stability, such as a cermet, should be used. The circuit in Figure 3 has a range of approximately +250mV to -100mV. The circuit in Figure 4 has less range but provides higher resolution. The mismatch in TCR between  $R_S$  and the internal resistors can introduce some slight drift. This effect is minimized if  $R_S$  is kept significantly larger than the 165k $\Omega$  internal resistor. A TCR of 100ppm/°C is normally sufficient.




FIGURE 3. REF101 Optional Output Voltage Adjust.




FIGURE 4. REF101 Optional Output Voltage Fine Adjust.

## APPLICATION INFORMATION

High accuracy, extremely-low drift, and small size make the REF101 ideal for demanding instrumentation and system voltage reference applications. Since no heater is required, low power supply current designs are readily achievable. Also the REF101 has lower output noise and much faster warm-up times (1msec to 0.1%) than heated references, permitting high precision without extra power from additional supplies. It should be considered that operating any integrated circuit at an elevated temperature will reduce its MTTF.

A variety of application circuits are shown in Figures 5 through 19.




FIGURE 5. Precision Reference with Filtering.




FIGURE 6.  $\pm 10\text{V}$  Reference.




FIGURE 7. +10V and +5V Reference.




FIGURE 9. Digitally-Controlled Bipolar Precision Reference.




FIGURE 8. Stacked References.




FIGURE 10. +10V Reference with Boosted Output Current to 100mA.




FIGURE 11. +10V Reference with Input Voltage Boost for 48V Operation.




FIGURE 12. Positive Precision 1mA Current Source.




FIGURE 13. 4mA to 20mA Precision Current Transmitter.




FIGURE 14. Precision Voltage Calibrator.




FIGURE 15. +10V Reference with Output Current Boost Using a Resistor to Drive a 600Ω Bridge.




FIGURE 16. Linear Bridge Circuit Using Internal Precision Resistors of the REF101 as the Bridge Completion Network.




FIGURE 17. ±5V Reference.




FIGURE 18. +10V and +20V Reference.




FIGURE 19. Bipolar Input Voltage to Frequency Converter.

## UNIVERSAL ACTIVE FILTERS

### FEATURES

- **SAVES DESIGN TIME**  
 User-tuneable frequency, Q-factor, gain  
 Calculate only three resistance values  
 Design directly from this data sheet  
 Completely characterized parameters
- **IMPROVED PERFORMANCE**  
 Wide frequency ranges  
 UAF11 - 0.001Hz to 20kHz  
 UAF21 - 0.001Hz to 200kHz  
 1% frequency accuracy  
 Q range of 0.5 to 500  
 Reliable hybrid construction  
 NPO capacitors and thin-film resistors

### APPLICATIONS

- **FILTER CONFIGURATIONS**  
 Butterworth  
 Bessel  
 Chebyshev
- **FILTER FUNCTIONS**  
 Low pass  
 High pass  
 Bandpass  
 Band reject


### DESCRIPTION

The UAF11's and UAF21's are low cost universal active filters. These versatile units can easily be tailored to any active filter application using the extensive information provided in this data sheet. UAF's are excellent choices for use in communications equipment, test equipment (engine analyzers, aircraft and automotive test, medical test, etc.), servo systems, process control equipment, sonar and many others.

The UAF11's and UAF21's are complete two-pole active filters with the addition of four external resistors that provide the user easy control of the

Q-factor, resonant frequency and gain. Any complex filter response can be obtained by cascading these units. Three separate outputs provide low-pass, high-pass, and bandpass transfer functions. A band-reject (notch) transfer function may be realized simply by summing the high-pass and low-pass outputs.

Since these UAF's are so versatile and flexible, they can be stocked by the user in quantity for use as building blocks whenever the requirement arises. This means instant availability and the UAF purchases may be made in volume to take advantage of quantity price discounts.





# SPECIFICATIONS

## ELECTRICAL

Typical at +25°C and with rated supply unless otherwise noted.

MODEL	UAF11	UAF21(1)	UNITS
<b>INPUT</b>			
Input Bias Current	±100	±15	nA
Input Voltage Range	±10	±10	V
Input Resistance	100k	100k	Ω
<b>TRANSFER CHARACTERISTICS</b>			
Frequency Range ( $f_o$ )	0.001 to 20k	0.001 to 200k	Hz
$f_o$ Accuracy(2)	±1/±5	±1/±5	%
$f_o$ Stability(3) (over temp. range)	±0.005	±0.005	%/°C
Q Range(4)	0.5 to 500	0.5 to 500	--
Q Stability(5)			
at $f_o$ Q ≤ 10 <sup>4</sup>	±0.025	±0.01	%/°C
at $f_o$ Q ≤ 10 <sup>5</sup>	±0.1	±0.025	%/°C
Gain Range	0.1 to 50	0.1 to 50	--
<b>OUTPUT</b>			
Slew Rate	0.6	6.0	V/μsec
Peak-to-Peak Output Swing(6)			
$f_o$ ≤ 10kHz	20	20	V
$f_o$ ≤ 20kHz	10	20	V
$f_o$ ≤ 100kHz	2	20	V
Output Offset			
(at low-pass output with unity gain)	±10	±10	mV
Output Impedance	2	10	Ω
Noise(7)	200	200	μV, rms
Output Current(8)	10	10	mA
<b>POWER SUPPLIES</b>			
Rated Power Supplies	±15	±15	V
Power Supply Range(9)	±5 to ±18	±5 to ±18	V
Supply Current at ±15V (Quiescent)	±12, max	±12, max	mA
<b>TEMPERATURE RANGE</b>			
Specification Temperature Range			
Epoxy	-25 to +85	-25 to +85	°C
Hermetic	-55 to +125	-55 to +125	°C
Storage Temperature Range	-55 to +125	-55 to +125	°C

### NOTES

- The UAF21 includes two internal 0.002μF power supply capacitors.
- Repeatability of  $f_o$  using 0.1% frequency determining resistors.
- T.C.R. of external frequency determining resistors must be added to this figure.
- Derated 50% from maximum - see Typical Performance Curves.
- Q stability varies with both the value of Q and the resonant frequency  $f_o$ .
- Low-pass output - see Typical Performance Curves.
- Measured at the bandpass output with Q = 50 over DC to 50kHz.
- The current required to drive  $R_{F1}$  and  $R_{F2}$  (external) as well as  $C_1$  and  $C_2$  must come from this current.
- For supplies below ±10V, Q max will decrease slightly; filters will operate below ±5V.

## PIN CONNECTIONS


- |                         |                          |
|-------------------------|--------------------------|
| Pin 1. High-Pass Output | Pin 8. Frequency Adjust  |
| Pin 2. Optional Pin     | Pin 9. -Supply           |
| Pin 3. Bandpass Output  | Pin 10. Frequency Adjust |
| Pin 4. Q Adjust Point   | Pin 11. Optional Pin     |
| Pin 5. Common           | Pin 12. Input 1          |
| Pin 6. +Supply          | Pin 13. Input 2          |
| Pin 7. Low-Pass Output  | Pin 14. Input 3          |

## MECHANICAL

### HERMETIC METAL PACKAGE

#### NOTE:

Leads in true position within 0.10" ± 0.25mm; R at MMR at seating plane.




DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.860	.880	21.84	22.35
B	.490	.510	12.45	12.95
C	.170	.250	4.32	6.35
D	.016	.021	0.41	0.53
G	.100 BASIC		2.54 BASIC	
H	.115	.155	2.92	3.94
K	.150	.300	3.81	7.62
L	.300 BASIC		7.62 BASIC	
R	.080	.120	2.03	3.05

### EPOXY PACKAGE


#### NOTE:

Leads in true position within 0.10" ± 0.25mm; R at MMC at seating plane.



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.790	.810	20.07	20.57
B	.490	.510	12.45	12.95
C	.190	.260	4.83	6.60
D	.018	.021	0.46	0.53
G	.100 BASIC		2.54 BASIC	
H	.080	.115	2.03	2.92
K	.130	.300	3.30	7.62
L	.300 BASIC		7.62 BASIC	
R	.080	.115	2.03	2.92

# TYPICAL PERFORMANCE CURVES



## APPLICATIONS INFORMATION

### TRANSFER FUNCTION

The UAF21 uses the state variable technique to produce a basic second order transfer function. The equation describing the three outputs available are:

$$T(\text{Low-Pass}) = \frac{A_{LP}\omega_o^2}{s^2 + (\omega_o/Q)s + \omega_o^2}$$

$$T(\text{Bandpass}) = \frac{A_{BP}(\omega_o/Q)s}{s^2 + (\omega_o/Q)s + \omega_o^2}$$

$$T(\text{High-Pass}) = \frac{A_{HP}s^2}{s^2 + (\omega_o/Q)s + \omega_o^2}$$

where  $\omega_o = 2\pi f_o$ .

To obtain band reject characteristics the low-pass and high-pass outputs are summed to form a pair of  $j\omega$  axis zeros:

$$T(\text{Band-Reject}) = \frac{A(s^2 + \omega_o^2)}{s^2 + (\omega_o/Q)s + \omega_o^2}$$

where  $A_{LP} = A_{HP} = A$ .

The state variable approach uses two op amp integrators and a summing amplifier to provide simultaneous low-pass, bandpass and high-pass responses. One UAF is required for each two poles of low-pass or high-pass filters and for each pole-pair of bandpass or band-reject filters.

### DESIGN PROCEDURE SUMMARY

These procedures give the design steps for the proper application of a UAF and for the selection of the external components. More detailed information on filter theory pertinent to some of the steps can be found in the reference sources listed in Table I.

TABLE I. Useful References.

1. Tobey, Gene, et al. Operational Amplifiers: Design and Applications. Chapter 8, McGraw-Hill Book Company, 1971.
2. Wong, Yu Jen, and William Ott: Function Circuits: Design and Applications, Chapter 6, McGraw-Hill Book Company, 1976.
3. Daniels, Richard W.: Approximation Methods for Electronic Filter Design, McGraw-Hill Book Company, 1974.
4. Zyerev, Anatol I.: Handbook of Filter Synthesis, John Wiley and Sons, 1967.
5. Temes, Gabor C., and Sanjit K. Mitra: Modern Filter Theory and Design, John Wiley and Sons, 1973.

Burr-Brown also manufactures a line of completely self-contained active filters called the ATF76 series. These are available in most popular transfer functions with from 2- to 8-pole responses. They contain all necessary components and do not require any user design effort.

### DESIGN STEPS

1. Choose the type of function (low-pass, bandpass, etc.), type of response (Butterworth, Bessel, etc.), number of poles, and cutoff frequency based on the particular application.

If the transfer function is band-reject see Band-Reject Transfer Function before proceeding to step 2.

2. Determine the normalized low-pass filter parameters ( $f_n$  and  $Q$ ) based on the type of response and number of poles selected in step 1. See Normalized Low-Pass Parameters.
3. If the actual response desired is low-pass go to step 4. For other responses a transformation of variables must be made (low-pass to bandpass or low-pass to high-pass). See Low-Pass Transformation.

- Determine the actual (denormalized) cutoff frequency,  $f_o$ , by multiplying  $f_n$  by the actual desired cutoff frequency. See Denormalization of Parameters.
- Pick the desired UAF configuration (noninverting, inverting or bi-quad). See Configuration Selection Guide and UAF Configurations and Design Equations.
- Decide whether to use design equations "A" or "B". See Design Equations "A" and "B".
- Calculate  $R_{F1}$  and  $R_{F2}$ . See Natural Frequency and UAF Configurations and Design Equations.
- Determine  $Q_P$ . See  $Q_P$  Procedure.
- Select the desired gain for each UAF and calculate the corresponding  $R_G$  and  $R_Q$ . See Gain (A) and UAF Configurations and Design Equations.

### BAND-REJECT TRANSFER FUNCTION

The band-reject is achieved by summing the high-pass and low-pass UAF outputs. Either of the configurations in Figures 2 and 3 can be used to provide the band-reject function if they are used as shown in Figure 1.

The 15k $\Omega$  resistor is adjusted for maximum rejection. The circuit in Figure 3 is applicable when using design equations "A" ( $A_{LP} = A_{HP}$ ). When design equations "B" are used ( $A_{LP} = 10A_{HP}$ ), the resistor at pin 7 must be 10 times the resistor at pin 1 to obtain equal pass-band gains above and below  $f_n$ .

In either case, the four external UAF resistors ( $R_G$ ,  $R_Q$ ,  $R_{F1}$  and  $R_{F2}$ ) should be calculated for  $f_o$  and  $Q$  of the band-reject filter desired and for  $A_{LP}$  to equal the desired pass-band gain. An input constraint is that the input voltage times  $A_{BP}$  must not exceed the rated peak-to-peak voltage of the bandpass output, or clipping will result.




FIGURE 1. Band-Reject Configuration.

### NORMALIZED LOW-PASS PARAMETERS

Usual active filter design procedure involves using normalized low-pass parameters. Table II is provided to assist in this step for the more common filter responses. Table III is a FORTRAN program which allows  $f_n$  and  $Q$  to be calculated for any desired ripple and number of poles for the Chebyshev response. Program inputs are the number of poles ( $N$ ) and the peak-to-peak ripple ( $R$ ). Program outputs are  $f_n$  and  $Q$ , which are used exactly as the values taken from Table II.

TABLE II. Low-Pass Filter Parameters.

Number of Poles	Butterworth		Bessel		Chebyshev			
	$f_n(1)$	$Q$	$f_n(1)$	$Q$	0.5 dB Ripple		2 dB Ripple	
					$f_n(2)$	$Q$	$f_n(2)$	$Q$
2	1.0	0.70711	1.2742	0.57735	1.23134	0.86372	0.907227	1.1286
3	1.0	--	1.32475	--	0.626456	--	0.368911	--
	1.0	1.0	1.44993	0.69104	1.068853	1.7062	0.941326	2.5516
4	1.0	0.54118	1.43241	0.52193	0.597002	0.70511	0.470711	0.9294
	1.0	1.3065	1.60594	0.80554	1.031270	2.9406	0.963678	4.59388
5	1.0	--	1.50470	--	0.362320	--	0.218308	--
	1.0	0.61805	1.55876	0.56354	0.690463	1.1778	0.627017	1.77509
6	1.0	1.61812	1.75812	0.91652	1.017735	4.5450	0.97579	7.23228
	1.0	0.51763	1.60653	0.51032	0.396229	0.68364	0.31611	0.9016
7	1.0	0.70711	1.69186	0.61120	0.768121	1.8104	0.730027	2.84426
	1.0	1.93349	1.90782	1.0233	1.011446	6.5128	0.982828	10.4616
8	1.0	--	1.68713	--	0.256170	--	0.155410	--
	1.0	0.55497	1.71911	0.53235	0.503863	1.0916	0.460853	1.64642
9	1.0	0.80182	1.82539	0.66083	0.822729	2.5755	0.797114	4.11507
	1.0	2.2472	2.05279	1.1263	1.008022	8.8418	0.987226	14.2802
10	1.0	0.50980	1.78143	0.50599	0.296736	0.67658	0.237699	0.89236
	1.0	0.60134	1.85314	0.55961	0.598874	1.6107	0.571925	2.5327
11	1.0	0.89998	1.95645	0.71085	0.861007	3.4657	0.842486	5.58354
	1.0	2.5629	2.19237	1.2257	1.005984	11.5308	0.990142	18.6873

1. -3dB frequency.

2. Frequency at which amplitude response passes through the ripple band.

TABLE III. Low-Pass Chebyshev Program.

```

PI=3.1415926536
COMPLEX P(10)
READ 5, N, R
5 FORMAT (I2,F8.6)
A=SQRT(EXP(R/4.3429448))-1.
B=1./A
AN=A*LOG(B+SQRT(B**2.1.))
AN=AN/FLOAT(N)
J=MOD(N, 2)+N/2
DO 10K=1, J
RP= SINH(AN)*SIN(PI*FLOAT(2*K-1)/FLOAT(2*N))
XIP= COSH(AN)*COS(PI*FLOAT(2*K-1)/FLOAT(2*N))
WN=SQRT(RP**2+XIP**2)
Q=-WN/(2*RP)
P(K)=CMPLX(WN,Q)
IF(MOD(N,2).NE.0.AND K.EQ.J)GO TO 15
PRINT 20, P(K)
GO TO 10
15 F=REAL(P(K))
PRINT 30, F
10 CONTINUE
20 FORMAT (2X"FN="E20.8"Q="E20.8)
30 FORMAT (2X"FN="E20.8)
STOP
END

```

NOTE: Language variations between computers may require modification of this program.

Note that for bandpass and high-pass filters complex conjugate pole pairs in the actual filter correspond to single poles in the normalized low-pass model. Thus four poles in Table II would correspond to four-pole pairs in a bandpass or high-pass filter.

Filters with an odd number of poles show one  $f_n$  with no corresponding  $Q$  value. This represents a simple RC network that is required for odd pole filters. This RC network with a cutoff frequency equal to  $f_n$  times the overall filter cutoff frequency should be placed in series with the first UAF two-pole section. An external op amp and RC network can be used for this purpose.

The cutoff frequency determined by the Table II filter parameters is (1) the -3dB frequency of the Butterworth response and of the Bessel response and (2) the frequency at which the amplitude response of the Chebyshev filters passes through the maximum ripple band (to enter the stop band).

## LOW-PASS TRANSFORMATION

### Low-Pass to High-Pass

The following simple transformation may be used for high-pass filters:

$$f_n \text{ (high-pass)} = \frac{1}{f_n \text{ (low-pass)}}$$

$$Q \text{ (high-pass)} = Q \text{ (low-pass)}$$

### Low-Pass to Bandpass

The low-pass to bandpass transformation to generate  $f_n$  (bandpass) and  $Q$  (bandpass) is much more complicated. It is tedious to do by hand but can be accomplished with the FORTRAN program given in Table IV. This program automates the transformation

$$s = p/2 \pm \sqrt{(p/2)^2 - 1}$$

TABLE IV. Low-Pass to Bandpass Transformation Program.

```

COMPLEX P,S,U
READ 5, FN, Q, QBP
5  FORMAT (3F12.5)
Y=FN*SQRT(1-1/(Q**2))**2
X=-FN/Q**2
P=CMPLX(X,Y)
U=CONJG(P)
DO 30 I=1,2
S=P/(2*QBP)
P=S**2-1
T=ATAN2(AIMAG(P),REAL(P))
IF (T.GE.0.)GO TO 10
T=2.*3.14159+T
10 T=T/2
A=SQRT(CABS(P))*COS(T)
B=SQRT(CABS(P))*SIN(T)
S=S+CMPLX(A,B)
FN=CABS(S)
Q=-FN/(2.*REAL(S))
PRINT 20, FN, Q
20  FORMAT (2X'FN='F12.5'Q='F12.5)
IF(AIMAG(U).EQ.0.)GO TO 40
30 P=U
40 STOP
END

```

NOTE: Language variations between computers may require modification of this program.

### Program Inputs

1.  $f_n$  - From Table II for the low-pass filter of interest
2.  $Q$  - From Table II
3.  $Q_{BP}$  - Desired  $Q$  of the bandpass filter

For filters with an odd number of poles a  $Q$  of 0.5 should be used where  $Q$  is not given in Table II. Enter  $10^5$  for  $Q$  when transforming zeros on the imaginary axis.

The program transforms each low-pass pole into a bandpass pole pair. Thus a three-pole low-pass input,

would result in the pole positions for a three-pole pair bandpass filter requiring three UAF stages.

## DENORMALIZATION OF PARAMETERS

Table II shows filter parameters for many 2- to 8-pole normalized low-pass filters. The  $Q$  and the normalized undamped natural frequency,  $f_n$  for each two-pole section are shown. The  $Q$  values do not have to be denormalized and may be used directly as described in the Design Procedure Summary.  $f_n$  must be denormalized by multiplying it by the desired cutoff frequency of the actual overall filter to obtain the required frequency,  $f_c$  for the design formulas. As an example, consider a 4-pole low-pass Bessel filter with a cutoff frequency of 1000Hz. The first stage would be designed to an  $f_c$  of 1432.41Hz and a  $Q$  of 0.52193 while the second stage would have an  $f_c$  of 1605.94Hz and  $Q$  of 0.80554. To combine the two stages into the composite filter the low-pass output of the first stage (pin 9) would be connected to the input resistors ( $R_G$ ) of the second stage.

## CONFIGURATION SELECTION GUIDE

It is possible to configure the UAF three different ways. Each configuration produces features that may or may not be desirable for a specific application. The selection guide in Table V is given to assist in determining the most advantageous configuration for a particular application.

## UAF CONFIGURATIONS AND DESIGN EQUATIONS

### Noninverting Configuration

For applications requiring a bandpass gain of  $1V/V$ , the internal resistor  $R_7$  may be used (input at pin 14) as the gain resistor  $R_G$ ; thus, only three external resistors are needed to configure the filter.

To use equations "B" connect an 11k $\Omega$  resistor between pins 12 and 1. Use equations "B" for frequencies above 8kHz or when  $R_G$  from equations "A" becomes a negative value.

### SIMPLIFIED DESIGN EQUATIONS "A"

$f_c < 5\text{kHz}$  (UAF11) or 50kHz (UAF21)

1.  $R_{F1} = R_{F2} = 10^3 / \omega_n = 1.59 \times 10^3 / f_c$
2.  $A_{HP} = Q A_{1,P} = Q A_{HP}$
3.  $R_Q = 10^3 / (2Q_p - A_{HP} - 1)$
4.  $R_G = (2Q_p - A_{HP} + 1) 10^3 / A_{HP}$

### SIMPLIFIED DESIGN EQUATIONS "B"

$f_c > 5\text{kHz}$  (UAF11) or 50kHz (UAF21)

1.  $R_{F1} = R_{F2} = 3.16 \times 10^3 / \omega_n = 5.03 \times 10^3 / f_c$
2.  $A_{HP} = Q / 3.16 A_{1,P} = 3.16 Q A_{HP}$
3.  $R_Q = 10^3 / (3.48 Q_p - A_{HP} - 1)$
4.  $R_G = (3.48 Q_p - A_{HP} + 1) 10^3 A_{HP}$

### Inverting Configuration

### SIMPLIFIED DESIGN EQUATIONS "A"

$f_c < 5\text{kHz}$  (UAF11) or 50kHz (UAF21)

1.  $R_{F1} = R_{F2} = 10^3 / \omega_n = 1.59 \times 10^3 / f_c$
2.  $A_{HP} = Q A_{1,P} = Q A_{HP}$
3.  $R_G = 10^3 Q_p / A_{HP}$
4.  $R_Q = 2 \times 10^3 / (2Q_p + A_{HP} - 1)$

	NONINVERTING INPUT	INVERTING INPUT	BI-QUAD
Outputs Available	BP, LP and HP	BP, LP and HP	BP and LP
Inverted Outputs	BP	HP and LP	BP and LP
Q & Gain Independent of Frequency Resistors?	Yes	Yes	No
Type of Q Variation With Changes in R <sub>F</sub>	Constant Q	Constant Q	Constant bandwidth
Other Advantages	May be used with only three external resistors (use internal R <sub>3</sub> as R <sub>G</sub> )		R <sub>G</sub> and R <sub>Q</sub> are small at high frequencies
Parameter Limitations	2Q <sub>p</sub> - A <sub>BP</sub> > 1 (f <sub>0</sub> < 8kHz) 3.48Q <sub>p</sub> - A <sub>BP</sub> > 1 (f <sub>0</sub> > 8kHz)	2Q <sub>p</sub> + A <sub>BP</sub> > 1 (f <sub>0</sub> < 8kHz) 3.48Q <sub>p</sub> + A <sub>BP</sub> > 1 (f <sub>0</sub> > 8kHz)	None
<p>Summary: The Bi-Quad filter is particularly useful as a bandpass filter if the filter bandwidth must be kept constant as the center frequency is varied. If Q must be kept constant (i.e., constant Q of a bandpass or maintaining constant response of a low-pass or high-pass) one of the other two configurations should be used. The Bi-Quad also has the advantage that R<sub>G</sub> and R<sub>Q</sub> are smaller than R<sub>G</sub> and R<sub>Q</sub> of the other two configurations (this is especially useful at high frequencies). The noninverting input configuration has the advantage that for A<sub>BP</sub> = 1, R<sub>G</sub> = 100kΩ; therefore R<sub>3</sub> (internal) may be used so that only three external resistors are needed (R<sub>F1</sub>, R<sub>F2</sub>, R<sub>Q</sub>).</p>			




FIGURE 2. Noninverting Configuration.

#### SIMPLIFIED DESIGN EQUATIONS "B"

f<sub>0</sub> > 5kHz (UAF11) or 50kHz (UAF21)

1.  $R_{F1} = R_{F2} = 3.16 \times 10^8 \omega_0 = 5.03 \times 10^7 f_0$
2.  $A_{BP} = Q_p/3.16 = 3.16Q_p A_{HP}$
3.  $R_{G1} = 3.16 \times 10^4 Q_p A_{BP}$
4.  $R_{Q1} = 2 \times 10^4 (3.48Q_p + A_{BP} - 1)$

#### BI-QUAD Configuration

##### SIMPLIFIED DESIGN EQUATIONS "A"

f<sub>0</sub> < 5kHz (UAF11) or 50kHz (UAF21)

1.  $R_{F1} = R_{F2} = 10^8 \omega_0 = 1.59 \times 10^8 f_0$
2.  $Q A_{LP} = A_{BP}$
3.  $R_{Q1} = Q_p R_{F1}$
4.  $R_{G1} = R_{Q1} A_{BP}$

##### SIMPLIFIED DESIGN EQUATIONS "B"

f<sub>0</sub> > 5kHz (UAF11) or 50kHz (UAF21)

1.  $R_{F1} = R_{F2} = 3.16 \times 10^8 \omega_0 = 5.03 \times 10^7 f_0$
2.  $Q A_{LP} = A_{BP}$
3.  $R_{Q1} = 3.16 Q_p R_{F1}$
4.  $R_{G1} = R_{Q1} A_{BP}$

#### Design Equations "A" and "B"

1. For f<sub>0</sub> below 8kHz, either of equations "A" or "B" may be used.
2. For f<sub>0</sub> above 8kHz, equations "B" must be used. If equations "A" were used above 8kHz, the filter could become unstable.
3. Equations "A" are for the UAF as it is supplied. When using equations "B", a 11kΩ resistor must be placed in parallel with R<sub>2</sub> (between pins 12 and 1).




FIGURE 3. Inverting Configuration.




FIGURE 4. Bi-Quad Configuration.

4. The values of R<sub>F1</sub> and R<sub>F2</sub> calculated with equations "B" are approximately one-third of those calculated with equations "A". Thus there may be an advantage in using equations "B" at low frequencies. Using equations "B" would require use of one more resistor, but that would not alter or affect filter performance in any manner.
5. Using the negative gain values for A<sub>LP</sub> or A<sub>HP</sub> or A<sub>BP</sub> could result in the negative values for resistors R<sub>G</sub> and R<sub>Q</sub>. So the absolute value of the gain should always be used in the equations.
6. Under some circumstances the value of R<sub>Q</sub> using equations "A" will be negative. If this occurs, use design equations "B".

#### Natural Frequency (f<sub>0</sub>)

1. f<sub>0</sub> for each one pole-pair bandpass filter is the center frequency (f<sub>c</sub>). f<sub>c</sub> is defined as  $f_c = \sqrt{f_1 f_2}$  where f<sub>1</sub> is the lower -3dB point and f<sub>2</sub> is the upper -3dB point of the pole-pair response.

2. To obtain  $f_0$  below 100Hz using practical resistor values, capacitors may be paralleled with C1 and C2 to reduce the size of  $R_{F1}$  and  $R_{F2}$ . If capacitors are added in parallel,

$$R_{F1}(\text{new}) = R_{F2}(\text{new}) = R_{F1}(\text{old}) \frac{1000\text{pF}}{C + 1000\text{pF}}$$

where  $R_F(\text{new})$  is the new lower value frequency resistor, C is the value of the two external capacitors placed across C1 and C2 (between pins 10 and 3 and pins 8 and 7 and  $R_{F1}(\text{old})$  is the value calculated in the simplified design equations.

**Q-Factor**

- $Q = \frac{f_0}{\text{3dB bandwidth}}$
1. For bandpass filters  $Q = 3\text{dB bandwidth}$
  2. When designing low-pass filters of more than two poles, best results will be obtained if the two pole sections with lower Q are followed by the sections with higher Q. This will eliminate any possibility of clipping due to high gain ripple in high Q sections.

**Qp Procedure**

1. If the " $f_0$  times Q" product is greater than  $10^4$  (or  $10^5$  for the UAF21), it is possible for the measured filter Q to be different from the calculated value of Q. This effect is the result of nonideal characteristics of operational amplifiers. It can be compensated for by introducing the parameter  $Q_p$  into the design equations.
2. Calculate the  $f_0 Q_p$  product for the filter. If the product is above  $10^4\text{Hz}$  (or  $10^5$  for the UAF21), locate the corresponding  $f_0 Q_p$  product on the curve in Figure 5. Divide  $f_0 Q_p$  by  $f_0$  to obtain  $Q_p$ . Use  $Q_p$  as indicated in the design equations. For  $f_0 Q$  products below  $10^4\text{Hz}$  (or  $10^5$  for the UAF21),  $Q_p = Q$ .




FIGURE 5.  $Q_p$  Determination.

**Gain (A)**

1. The gain (V/V) of each filter section is:
  - $A_{L,P}$  - for low-pass output - gain at DC
  - $A_{BP}$  - for bandpass output - gain at  $f_0$

$A_{HP}$  - for high-pass output - gain at high frequencies.

2. Refer to the Typical Performance Curves for full power response. When selecting the gain, insure the limits of the curve are not exceeded for the desired voltage range.

**DETAILED TRANSFER FUNCTION EQUATIONS**


The following equations show the action of all the internal and external UAF filter components. They are not required for the regular design procedure but could be used if a detailed analysis is required.

<p><b>NONINVERTING INPUT CONFIGURATION</b></p> <ol style="list-style-type: none"> <li>1. <math>\omega_0^2 = R_2 / (R_1 R_{F1} C_1 R_{F2} C_2)</math></li> <li>2. <math>Q = 1 + \left( \frac{R_1}{R_{F1}} \right) \left( \frac{R_1}{R_1 + R_2} \right) (1 + 10^5 R_0) \sqrt{\frac{R_2 R_{F1} C_1}{R_1 R_{F2} C_2}}</math></li> <li>3. <math>R_{F1} = 10^5 + 10^5 R_0 (10^5 + R_0)</math></li> <li>4. <math>Q A_{L,P} = Q A_{HP} R_1 R_2 = A_{BP} \sqrt{R_1 R_{F1} C_1 (R_2 R_{F2} C_2)}</math></li> <li>5. <math>A_{HP} = 10^5 (2 + 10^5 R_0) R_0</math></li> </ol>
<p><b>INVERTING INPUT CONFIGURATION</b></p> <ol style="list-style-type: none"> <li>1. <math>\omega_0^2 = R_2 / (R_1 R_{F1} C_1 R_{F2} C_2)</math></li> <li>2. <math>Q = R_p (1 + 2 \times 10^5 R_0) \sqrt{R_{F1} C_1 / (R_1 R_2 R_{F2} C_2)}</math></li> <li>3. <math>Q A_{L,P} = Q R_1 A_{HP} R_2 = A_{BP} \sqrt{R_1 R_{F1} C_1 (R_2 R_{F2} C_2)}</math></li> <li>4. <math>A_{HP} = \sqrt{R_1 R_2 R_{F2} C_2 / (R_{F1} C_1)} Q R_1</math></li> <li>5. <math>R_p = 1 / R_1 + 1 / R_2 + 1 / R_0</math></li> </ol>
<p><b>BI-QUAD CONFIGURATION</b></p> <ol style="list-style-type: none"> <li>1. <math>\omega_0^2 = R_2 / (R_1 R_{F1} C_1 R_{F2} C_2)</math></li> <li>2. <math>Q = R_0 C_2 \omega_0</math></li> <li>3. <math>Q A_{L,P} (\omega_0 R_1 C_2) = A_{HP} = R_0 R_1</math></li> </ol>

**Offset Error Adjustment**

DC offset errors will be minimized by grounding pin 5 through a resistor equal to 1/2 the value of  $R_{F1}$  or  $R_{F2}$ . The DC offset adjustment shown here may be used if required.

Offset errors will increase with increases in  $R_F$ .



**Design Example**

It is desired to design a 5-pole Bessel, Low-Pass Filter with  $f_0 = 3.3\text{kHz}$  and  $A_{L,P} = 1$ . We will use the UAF11 to implement this filter.

From Table II the following values of  $f_n$  and Q are obtained.

Complex Poles:

$$\left. \begin{aligned} f_n &= 1.55876 \\ Q &= 0.56354 \\ f_n &= 1.75812 \\ Q &= 0.91652 \end{aligned} \right\}$$

Simple Pole:

$$f_n = 1.50470$$

Using the above shown values of  $f_n$  and  $Q$ , we now will proceed to design the three stages of filter separately.

Any one of the three configurations can be used. We will select inverting configuration.

For Stage 1.

$$f_o = 3.3\text{kHz} \times f_n = 3.3\text{kHz} \times 1.55876 = 5144\text{Hz}$$

Since  $f_o > 5\text{kHz}$ , equations "B" would be used, thus an  $11\text{k}\Omega$  resistor must be connected between pins 12 and 1.

$$R_{F1} = R_{F2} = \frac{5.03 \times 10^7}{5144} = 9778\Omega$$

$$f_o Q = 5144 \times 0.56354 = 2.9 \times 10^3$$

$$f_o Q < 10^4, \therefore Q_P = Q = 0.56354$$

$$A_{BP} = \frac{Q_P}{3.16} \quad A_{I,P} = \frac{0.56354}{3.16} \times 1 = 0.17834$$

$$R_G = \frac{3.16 \times 10^4 Q_P}{A_{BP}} = \frac{3.16 \times 10^4 \times 0.56354}{0.17834} = 99.85\text{k}\Omega$$

$$R_Q = \frac{2 \times 10^5}{3.48 Q_P + A_{BP} - 1} = \frac{2 \times 10^5}{3.48 \times 0.56354 + 0.17834 - 1} = 175.52\text{k}\Omega$$

For Stage 2.

$$f_o = 3.3\text{kHz} \times f_n = 3.3\text{kHz} \times 1.75812 = 5802\text{Hz}$$

Since  $f_o > 5\text{kHz}$ , equations "B" would again be used, and an  $11\text{k}\Omega$  resistor would be connected between pins 12 and 1 of the second UAF stage.

$$R_{F1} = R_{F2} = \frac{5.03 \times 10^7}{5802} = 8669\Omega$$

$$f_o Q = 5802 \times 0.91652 = 5.32 \times 10^3$$

$$f_o Q < 10^4, \therefore Q_P = Q = 0.91652$$

$$A_{BP} = \frac{Q_P}{3.16} \quad A_{I,P} = \frac{0.91652}{3.16} \times 1 = 0.29004$$

$$R_G = \frac{3.16 \times 10^4 Q_P}{A_{BP}} = \frac{3.16 \times 10^4 \times 0.91652}{0.29004} = 99.86\text{k}\Omega$$

$$R_Q = \frac{2 \times 10^5}{(3.48 Q_P + A_{BP} - 1)} = \frac{2 \times 10^5}{(3.48 \times 0.91652 + 0.29004 - 1)} = 80.66\text{k}\Omega$$

For Stage 3.

$$f = 3.3\text{kHz} \times f_n = 3.3\text{kHz} \times 1.50470 = 4966\text{Hz}$$

For the simple pole,

$$RC = \frac{1}{2\pi f} = \frac{1}{2\pi \times 4966} = 3.2049 \times 10^{-5}$$

3300pF (or any convenient value)

$$R = \frac{3.2049 \times 10^{-5}}{3300 \times 10^{-12}} = 9.71\text{k}\Omega$$




FIGURE 6. Overall Circuit.


**UNIVERSAL ACTIVE FILTER**

**FEATURES**

- **LOW COST**
- **SMALL SIZE**  
 Single wide DIP package
- **FULLY CHARACTERIZED PARAMETERS**
- **HYBRID CONSTRUCTION**
- **IMPROVED PERFORMANCE**  
 1% frequency accuracy  
 Q range of 0.5 to 500  
 NPO capacitors and thin-film resistors  
 Uncommitted op amp included

**BENEFITS**

- **SAVES PRINTED CIRCUIT BOARD SPACE**
- **SAVES DESIGN TIME**  
 Calculate only four resistance values  
 Design directly from this data sheet  
 Versatile building block for filter design
- **HIGH RELIABILITY**
- **HIGH STABILITY**





## DESCRIPTION

The UAF41 is a versatile two-pole active filter. It uses a three operational amplifier double integrator feedback loop to generate a complex pole pair (two conjugate poles). The location of the poles in the complex plane (and thus the natural frequency and Q) are determined by external, user supplied resistors. Either three or four resistors are used depending on the particular configuration chosen.

The UAF41 produces three transfer functions simultaneously - low-pass, high-pass, and bandpass - which are available at three separate outputs. The fourth basic transfer function - the band-reject or notch - can be obtained simply by summing the high-pass and low-pass outputs using the uncommitted amplifier (A4) contained in the UAF41. The uncommitted op amp can also be used to add a single-pole response for complex filters requiring an odd number of poles.

More complex higher-order filters can readily be obtained by cascading UAF's. This is easily done with the UAF41 since the high input impedance and low output impedance associated with the operational amplifiers used prevents the series connected stages from interacting (e.g., no frequency pull due to following stage loading). This data sheet contains the design procedures for an easy selection of resistor values for the stagger tuning of cascaded stages.

The versatility of the UAF41 makes it a general purpose building block for a wide variety of active filter applications. Its universal nature, ease of use, small size, and low cost allows the user the convenience of keeping units on hand for immediate use whenever a filter requirement arises.

## TRANSFER FUNCTION

The UAF41 uses the state variable technique to produce a basic second order transfer function. The equations describing the three outputs available are:

$$T(\text{Low-Pass}) = \frac{A_{LP}\omega_o^2}{s^2 + (\omega_o/Q)s + \omega_o^2}$$

$$T(\text{Bandpass}) = \frac{A_{BP}(\omega_o/Q)s}{s^2 + (\omega_o/Q)s + \omega_o^2}$$

$$T(\text{High-Pass}) = \frac{A_{HP}s^2}{s^2 + (\omega_o/Q)s + \omega_o^2}$$

To obtain band-reject characteristics the low-pass and

high-pass outputs are summed to form a pair of  $j\omega$  axis zeros:

$$T(\text{Band-Reject}) = \frac{A(s^2 + \omega_o^2)}{s^2 + (\omega_o/Q)s + \omega_o^2}$$

where  $A_{LP} = A_{HP} = A$ .

The state variable approach uses two op amp integrators (A2 and A3 in the simplified schematic below) and a summing amplifier (A1) to provide simultaneous low-pass, bandpass, and high-pass responses. One UAF41 is required for each two poles of low-pass or high-pass filters and for each pole-pair of bandpass or band-reject filters.




FIGURE 1. UAF41 Schematic.

# SPECIFICATIONS

## ELECTRICAL

Typical at 25°C and with rated supply unless otherwise noted.


MODEL	UAF41
<b>INPUT</b>	
Input Bias Current	±40nA
Input Voltage Range	±10V
Input Resistance(1)	50kΩ
<b>TRANSFER CHARACTERISTICS</b>	
Frequency Range (f <sub>o</sub> )	0.001Hz to 25kHz
f <sub>o</sub> Accuracy(2), max	±1%
f <sub>o</sub> Stability(3)	±0.002%/°C
Q Range(4)	0.5 to 500
Q Stability(5)	±0.01%/°C
@ f <sub>o</sub> Q ≤ 10 <sup>4</sup>	±0.025%/°C
@ f <sub>o</sub> Q ≤ 10 <sup>5</sup>	±10%
Q Repeatability at f <sub>o</sub> Q ≤ 10 <sup>5</sup>	±10%
Gain Range	0.1V/V to 50V/V
<b>OUTPUT</b>	
Peak-to-Peak Output Swing(6)	20V
Output Offset(7)	±20mV
(at L.P. output with unity gain)	
Output Impedance	1Ω
Noise(8)	200μV, rms
Output Current(9)	5mA
<b>UNCOMMITTED AMP CHARACTERISTICS</b>	
Input Offset Voltage	5mV
Input Bias Current	40nA
Input Impedance	1MΩ
Large Signal Voltage Gain	85dB
Output Current	5mA
<b>POWER SUPPLIES</b>	
Rated Power Supplies	±15VDC
Power Supply Range(10)	±5VDC to ±18VDC
Supply Current @ ±15V (Quiescent), max	7mA
<b>TEMPERATURE RANGE</b>	
Specification Temperature Range	-25°C to +85°C
Storage Temperature Range	-25°C to +85°C

### NOTES:

- For noninverting input configuration with A<sub>sp</sub> = 1.
- The tolerance of external frequency determining resistors must be added to this figure.
- T.C.R. of external frequency determining resistors must be added to this figure.
- See Performance Curves for Q<sub>max</sub> vs F curve.
- Q stability varies with both the value of Q and the resonant frequency f<sub>o</sub>.
- See Performance Curves for full power response curve.
- R<sub>F1</sub> = R<sub>F2</sub> < 100kΩ at low-pass output with unity gain.
- Measured at the bandpass output with Q @ 50 over DC to 50kHz.
- The current required to drive R<sub>F1</sub> and R<sub>F2</sub> (external) as well as C1 and C2 must come from this current.
- For supplies below ±10V, Q<sub>max</sub> will decrease slightly; filters will operate below ±5V.

## MECHANICAL

### 14-Pin Plastic DIP Package



### NOTE:

Leads in true position within .010" (1.25mm) R @ MMC at seating plane.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.660	.785	16.76	19.94
B	.220	.280	5.59	7.11
C	—	.200	—	5.08
D	.015	.023	0.38	0.58
F	.030	.070	0.76	1.78
G	.100 BASIC		2.54 BASIC	
H	.030	.095	—	—
J	.008	.015	0.20	0.38
K	.100	—	2.54	—
L	.300 BASIC		7.62 BASIC	
M	—	15°	—	15°
N	.020	.050	0.51	1.27




ROW SPACING: 7.62mm (0.300")  
WEIGHT: 1.1 grams max

Pin material and plating composition conform to method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2)

## PIN CONNECTIONS

- Pin 1 - LOW-PASS OUTPUT
- Pin 2 - FILTER INPUT 3
- Pin 3 - FILTER INPUT 2
- Pin 4 - AUXILIARY AMP + INPUT
- Pin 5 - AUXILIARY AMP - INPUT
- Pin 6 - AUXILIARY AMP OUTPUT
- Pin 7 - BANDPASS OUTPUT
- Pin 8 - FREQUENCY ADJUST
- Pin 9 - NEGATIVE SUPPLY
- Pin 10 - POSITIVE SUPPLY
- Pin 11 - COMMON
- Pin 12 - FILTER INPUT 1
- Pin 13 - HIGH-PASS OUTPUT
- Pin 14 - FREQUENCY ADJUST

# TYPICAL PERFORMANCE CURVES



## DESIGN PROCEDURE SUMMARY

This summary gives the design steps for the proper application of UAF41s and for the selection of the external components. More detailed information on filter theory pertinent to some of the steps can be found in the reference sources listed on last page.

### DESIGN STEPS:

1. Choose the type of function (low-pass, bandpass, etc.), type of response (Butterworth, Bessel, etc.), number of poles, and cutoff frequency based on the particular application.  
If the transfer function is band-reject see Band-Reject Transfer Function before proceeding to step 2.
2. Determine the normalized low-pass filter parameters ( $f_n$  and  $Q$ ) based on the type of response and number of poles selected in step 1. See Normalized Low-Pass Parameters.
3. If the actual response desired is low-pass go to step 4. For other responses a transformation of variables must be made (low-pass to bandpass or low-pass to high-pass). See Low-Pass Transformation.
4. Determine the actual (denormalized) cutoff frequency,  $f_c$ , by multiplying  $f_n$  by the actual desired cutoff frequency. See Denormalization of Parameters.
5. Pick the desired UAF configuration (noninverting, inverting or bi-quad) see Configuration Selection Guide and UAF41 Configuration and Design Equations.
6. Decide whether to use design equations "A" or "B". See Design Equations "A" and "B".
7. Calculate  $R_{F1}$  and  $R_{F2}$ . See Natural Frequency and UAF Configurations and Design Equations.
8. Determine  $Q_p$ . See  $Q_p$  Procedure.
9. Select the desired gain for each UAF and calculate the corresponding  $R_G$  and  $R_Q$ . See Gain (A) and UAF41 Configurations and Design Equations.

## NORMALIZED LOW-PASS PARAMETERS

Usual active filter design procedure involves using normalized low-pass parameters. Table I is provided to assist in this step for the more common filter responses. Table II is a BASIC program which allows  $f_n$  and  $Q$  to be calculated for any desired ripple and number of poles for the Chebyshev response. Consult the reference on last page for other information.

Note that for bandpass and high-pass filters, complex conjugate pole pairs in the actual filter correspond to single poles in the normalized low-pass model. Thus **four poles** in Table I would correspond to **four-pole pairs** (eight poles) in a bandpass or high-pass filter.

Filters with an odd number of poles show one  $f_n$  with no corresponding Q value. This represents a simple RC network that is required for odd pole filters. This RC network with a cutoff frequency equal to  $f_n$  times the overall filter cutoff frequency should be placed in series with the first UAF two-pole section. The uncommitted internal op amp with an external RC network can be used for this purpose.

The cutoff frequency determined by the Table I filter parameters is (1) the -3dB frequency of the Butterworth response and of the Bessel response and (2) the frequency at which the amplitude response of the Chebyshev filters passes through the maximum ripple band (to enter the stop band). A filter that is designed as a low-pass filter will not give the corresponding response as a band-pass filter.

TABLE I. Low-Pass Filter Parameters.

NUMBER OF POLES	BUTTERWORTH		CHEBYSCHEV					
			BESSEL		0.5dB RIPPLE		2dB RIPPLE	
	$f_n(1)$	Q	$f_n(1)$	Q	$f_n(2)$	Q	$f_n(2)$	Q
2	1.0	0.70711	1.2742	0.57735	1.23134	0.86372	0.907227	1.1286
3	1.0	-----	1.32475	-----	0.626456	-----	0.368911	-----
	1.0	1.0	1.44993	0.69104	1.068853	1.7062	0.941326	2.5516
4	1.0	0.54118	1.43241	0.52193	0.597002	0.70511	0.470711	0.9294
	1.0	1.3065	1.60594	0.80554	1.031270	2.9406	0.963678	4.59388
5	1.0	-----	1.50470	-----	0.362320	-----	0.218308	-----
	1.0	0.61805	1.55876	0.56354	0.690483	1.1778	0.627017	1.77509
	1.0	1.61812	1.75812	0.91652	1.017735	4.5450	0.97579	7.23228
6	1.0	0.51763	1.60653	0.51032	0.396229	0.68364	0.31611	0.9016
	1.0	0.70711	1.69186	0.61120	0.768121	1.8104	0.730027	2.84426
	1.0	1.93349	1.90782	1.0233	1.011446	6.5128	0.982828	10.4616
7	1.0	-----	1.68713	-----	0.256170	-----	0.155410	-----
	1.0	0.55497	1.71911	0.53235	0.503863	1.0916	0.460853	1.64642
	1.0	0.80192	1.82539	0.66083	0.822729	2.5755	0.797114	4.11507
	1.0	2.2472	2.05279	1.1263	1.008022	8.8418	0.987226	14.2802
8	1.0	0.50980	1.78143	0.50599	0.296736	0.67657	0.237699	0.89236
	1.0	0.60134	1.83514	0.55961	0.598874	1.6107	0.571925	2.5327
	1.0	0.89998	1.95645	0.71085	0.861007	3.4657	0.842486	5.58354
	1.0	2.5629	2.19237	1.2257	1.005984	11.5305	0.990142	18.6873

(1) -3 dB Frequency

(2) Frequency at which amplitude response passes through the ripple band.

### NORMALIZED LOW-PASS CHEBYSCHEV

Table II gives a BASIC program for the determination of  $f_n$  and Q for a general normalized Chebyshev low-pass filter of any ripple and number of poles. Program inputs are the number of poles (N) and the peak-to-peak ripple (R). Program outputs are  $f_n$  and Q, which are used exactly as the values taken from Table I.

### BAND-REJECT TRANSFER FUNCTION

The band-reject is achieved by summing the high-pass

and low-pass UAF outputs. Either of the configurations in Figures 3 and 4 can be used to provide the band-reject function if they are used as shown in Figure 2.

The 15k $\Omega$  resistor is adjusted for maximum rejection. The circuit in Figure 2 is applicable when using design equations "A" ( $A_{LP} = A_{HP}$ ). When design equations "B" are used ( $A_{LP} = 10A_{HP}$ ), the resistor at pin 1 must be 10 times the resistor at pin 13 to obtain equal pass-band gains above and below  $f_n$ .

In either case, the four external UAF resistors ( $R_G$ ,  $R_Q$ ,  $R_{F1}$  and  $R_{F2}$ ) should be calculated for  $f_n$  and Q of the


band-reject filter desired and for  $A_{LP}$  to equal the desired pass-band gain. An input constraint is that the input voltage times  $A_{BP}$  must not exceed the rated peak-to-peak voltage of the bandpass output, or clipping will result. Note that the band-reject function is suitable only for a single UAF section. In a multi-section filter the inputs to successive stages are "preconditioned" by the preceding stages.

TABLE II. Low-Pass Chebyshev Program.

```

110 REM THIS IS A NORMALIZED LOW-PASS CHEBYSCHV PROGRAM
120 REM BY BARRY A. EHRMAN
130 PRINT "NORMALIZED CHEBYSCHV"
140 PRINT "LOW-PASS FILTER"
150 PRINT
160 PRINT "BY BARRY A. EHRMAN"
170 PRINT
180 PRINT
185 PI=3.1415927
190 PRINT "NUMBER OF POLES?"
200 INPUT N
210 PRINT
220 PRINT "PEAK-TO-PEAK RIPPLE IN DB?"
230 INPUT R
240 PRINT
250 A=SOR(EXP(R/4.3429448)-1)
260 B=1/A
270 AN=LOG(B+SOR(B^2+1))
280 AN=AN/N
290 L=INT(N/2)
300 J=INT((N+1)/2)
310 FOR K=1 TO J
320 RP=((EXP(AN)-EXP(-AN))/2)*SIN(PI*((2*K)-1)/(2*N))
330 XIP=((EXP(AN)+EXP(-AN))/2)*COS(PI*((2*K)-1)/(2*N))
340 WN=SOR(RP^2+XIP^2)
350 Q=WN/(2*RP)
360 IF L<>J AND K=J THEN 410
370 PRINT "FN=";WN
380 PRINT "Q=";Q
390 PRINT
400 GOTO 430
410 PRINT "FN=";WN
420 PRINT "Q=";RC POLE
430 NEXT K
440 END


```



## OFFSET ERROR ADJUSTMENT

DC offset errors will be minimized by grounding pin 3 through a resistor equal to 1/2 the value of  $R_{F1}$  or  $R_{F2}$ . The DC offset adjustment shown here may be used if required.

Offset errors will increase with increases in  $R_F$ .



## LOW-PASS TRANSFORMATION

### LOW-PASS TO HIGH-PASS

The following simple transformation may be used for high-pass filters:

$$f_n (\text{high-pass}) = \frac{1}{f_n (\text{low-pass})}$$

$$Q (\text{high-pass}) = Q (\text{low-pass})$$

### LOW-PASS TO BANDPASS

The low-pass to bandpass transformation to generate  $f_n$  (bandpass) and  $Q$  (bandpass) is much more complicated. It is tedious to do by hand but can be accomplished with the BASIC program given in Table III. This program automates the transformation

$$s = p/2 \pm \sqrt{(p/2)^2 - 1}$$

TABLE III. Low-Pass to Bandpass BASIC Transformation Program. (See last page of this PDS).

## PROGRAM INPUTS:

1.  $f_n$  - From Table I for the low-pass filter of interest
2.  $Q$  - From Table I
3.  $Q_{BP}$  - Desired  $Q$  of the bandpass filter

For filters with an odd number of poles a  $Q$  of 0.5 should be used where  $Q$  is not given in Table I. Enter  $10^5$  for  $Q$  when transforming zeros on the imaginary axis.

The program transforms each low-pass pole into a bandpass pole pair. Thus a three-pole low-pass input, would result in the pole positions for a three-pole pair bandpass filter requiring three UAF stages.

## DENORMALIZATION OF PARAMETERS

Table I shows filter parameters for many 2- to 8-pole normalized low-pass filters. The  $Q$  and the normalized undamped natural frequency,  $f_n$  for each two-pole section are shown. The  $Q$  values do not have to be denormalized and may be used directly as described in the Design Procedure Summary.  $f_n$  must be denormalized by multiplying it by the desired cutoff frequency of the actual overall filter to obtain the required frequency,  $f_o$  for the design formulas. As an example, consider a 4-pole low-pass Bessel filter with a cutoff frequency of 1000Hz. The first stage would be designed to an  $f_o$  of 1432.41Hz and a  $Q$  of 0.52193 while the second stage would have an  $f_o$  of 1605.94Hz and a  $Q$  of 0.80554. To combine the two stages into the composite filter the low-pass output of the first stage (pin 1) would be connected to the input resistors ( $R_G$ ) of the second stage.

## DESIGN EQUATIONS "A" AND "B"

1. For  $f_o$  below 8kHz, either of equations "A" or "B" may be used.
2. For  $f_o$  above 8kHz, equations "B" must be used. If equations "A" were used above 8kHz, the filter could become unstable.
3. Equations "A" are for the UAF as it is supplied. When using equations "B", a 5.49k $\Omega$  resistor must be placed in parallel with  $R_2$  (between pins 12 and 13).
4. The values of  $R_{F1}$  and  $R_{F2}$  calculated with equations "B" are approximately one-third of those calculated with equations "A". Thus there may be an advantage in using equation "B" at low frequencies. Using equation "B" would require use of one more resistor, but that would not alter or affect filter performance in any manner.
5. Using the negative gain values for  $A_{LP}$  or  $A_{HP}$  or  $A_{BP}$  could result in the negative values for resistors  $R_G$  and  $R_Q$ . So the absolute value of the gain should always be used in the equations.

## GAIN (A)

1. The gain (V/V) of each filter section is:  
 $A_{LP}$  - for low-pass output - gain at DC  
 $A_{BP}$  - for bandpass output - gain at  $f_o$   
 $A_{HP}$  - for high-pass output - gain at high frequencies.
2. Refer to Performance Curves for full power response.

When selecting the gain, insure that the limits of the curve are not exceeded for the desired voltage range.

## NATURAL FREQUENCY ( $f_o$ )

1.  $f_o$  for each one pole-pair bandpass filter is the center frequency ( $f_c$ ).  $f_c$  is defined as  $f_c = \sqrt{f_1 f_2}$  where  $f_1$  is the lower -3dB point and  $f_2$  is the upper -3dB point of the pole pair response.
2. To obtain  $f_o$  below 100Hz using practical resistor values, capacitors may be paralleled with  $C1$  and  $C2$  to reduce the size of  $R_{F1}$  and  $R_{F2}$ . If capacitors are added in parallel,

$$R_{F1}(\text{new}) = R_{F2}(\text{new}) = R_{F1}(\text{old}) \frac{1000\text{pF}}{C + 1000\text{pF}}$$

where  $R_F$  (new) is the new lower value frequency resistor,  $C$  is the value of the two external capacitors placed across  $C1$  and  $C2$  (between pins 7 and 8 and pins 1 and 14 and  $R_{F1}$  (old) is the value calculated in the simplified design equations.

## Q-FACTOR

1. For bandpass filters  $Q = \frac{f_o}{3\text{dB bandwidth}}$
2. When designing low-pass filters of more than two poles, best results will be obtained if the two pole sections with lower  $Q$  are followed by the sections with higher  $Q$ . This will eliminate any possibility of clipping due to high gain ripple in high  $Q$  sections.
3.  $Q$  repeatability ( $Q$  change from unit-to-unit) is typically  $\pm 5\%$  for  $f_o Q$  products less than  $10^4$ . The  $Q$  repeatability error increases as the  $f_o Q$  product increases to approximately  $\pm 10\%$  for  $f_o Q$  products near  $10^5$ .

## $Q_P$ PROCEDURE

1. If the " $f_o$  times  $Q$ " product is greater than  $10^5$ , it is possible for the measured filter  $Q$  to be different from the calculated value of  $Q$ . This effect is the result of non-ideal characteristics of operational amplifiers. It can be compensated for by introducing the parameter  $Q_P$  into the design equations.
2. Calculate the  $f_o Q$  product for the filter. If the product is above  $10^5$  Hz, locate the corresponding  $f_o Q_P$  product in the Performance Curves. Divide  $f_o Q_P$  by  $f_o$  to obtain  $Q_P$ . Use  $Q_P$  as indicated in the design equations. For  $f_o Q$  products below  $10^5$  Hz,  $Q_P = Q$ .

# CONFIGURATION SELECTION GUIDE

It is possible to configure the UAF41 three different ways. Each configuration produces features that may or may not be desirable for a specific application. This selection guide is given to assist in determining the most advantageous configuration for a particular application.

	NONINVERTING INPUT	INVERTING INPUT	BI QUAD
Outputs Available	BP, LP and HP	BP, LP and HP	BP and LP
Outputs Inverted with respect to the Input	BP	HP and LP	BP and LP
Q & Gain Independent of Frequency Resistors?	Yes	Yes	No
Type of Q Variation With Changes in $R_F$	Constant Q	Constant Q	Constant Bandwidth
Other Advantages	May eliminate one external resistor (use internal $R_3$ as $R_G$ )		$R_G$ and $R_Q$ are small at high frequencies. Easy single-supply operation.
Parameter Limitations	$2 Q_p \cdot A_{BP} > 1$ (Eqns. "A") $3.48 Q_p \cdot A_{BP} > 1$ (Eqns. "B")	$2 Q_p + A_{BP} > 1$ (Eqns. "A") $3.48 Q_p + A_{BP} > 1$ (Eqns. "B")	No HP Output
<p><b>Summary:</b> The Bi-Quad filter is particularly useful as a bandpass filter if the filter bandwidth must be kept constant as the center frequency is varied. If Q must be kept constant (i.e., constant Q of a bandpass or maintaining a constant response of a low-pass or high-pass) one of the other two configurations should be used. The Bi-Quad also has the advantage that <math>R_G</math> and <math>R_Q</math> are smaller than with the other two configurations (this is especially useful at high frequencies). The noninverting input configuration has the advantage that for <math>A_{BP} = 1</math>, <math>R_G = 50k\Omega</math>; therefore <math>R_3</math> (internal) may be used so that only three external resistors are needed (<math>R_{F1}</math>, <math>R_{F2}</math>, <math>R_Q</math>). For single supply operation of the UAF41 in bi-quad filters, bias pin 3 and pin 11 to 1/2 <math>+V_{CC}</math>.</p>			

## UAF41 CONFIGURATIONS AND DESIGN EQUATIONS

### NONINVERTING INPUT CONFIGURATION

#### SIMPLIFIED DESIGN EQUATIONS "A"

$$1. R_{F1} = R_{F2} = \frac{10^9}{\omega_o} = \frac{1.592 \times 10^8}{f_o}$$

$$2. A_{BP} = Q A_{LP} = Q A_{HP}$$

$$3. R_G = \frac{5.0 \times 10^4 Q}{A_{BP} Q_p}$$

$$4. R_Q = \frac{5.0 \times 10^4}{2Q_p \cdot A_{BP} Q_p - 1}$$

#### SIMPLIFIED DESIGN EQUATIONS "B"

Must be used for  $f_o \geq 8kHz$

$$1. R_{F1} = R_{F2} = \frac{\sqrt{10} \times 10^8}{\omega_o} = \frac{5.033 \times 10^7}{f_o}$$

$$2. A_{BP} = \frac{Q}{3.16} A_{LP} = 3.16 Q A_{HP}$$

$$3. R_G = \frac{5.0 \times 10^4 Q}{A_{BP} Q_p}$$

$$4. R_Q = \frac{5.0 \times 10^4}{3.48 Q_p \cdot A_{BP} Q_p - 1}$$




FIGURE 3. Noninverting Input Configuration.

**SIMPLIFIED DESIGN EQUATIONS "A"**

$$1. R_{F1} = R_{F2} = \frac{10^9 \cdot 1.592 \times 10^8}{\omega_o} = \frac{1.592 \times 10^{17}}{f_o}$$

$$2. A_{BP} = Q_p A_{LP} = Q_p A_{HP}$$

$$3. R_G = \frac{5.0 \times 10^4 Q_p}{A_{BP}}$$

$$4. R_Q = \frac{5.0 \times 10^4}{2Q_p + A_{BP} - 1}$$

**SIMPLIFIED DESIGN EQUATIONS "B" †**

Must be used for  $f_o > 8\text{kHz}$

$$1. R_{F1} = R_{F2} = \frac{\sqrt{10} \times 10^8}{\omega_o} = \frac{5.033 \times 10^7}{f_o}$$

$$2. A_{BP} = \frac{Q_p}{3.16} A_{LP} = 3.16 Q_p A_{HP}$$

$$3. R_G = \frac{1.58 \times 10^4 Q_p}{A_{BP}}$$

$$4. R_Q = \frac{5.0 \times 10^4}{3.48 Q_p + A_{BP} - 1}$$

**INVERTING INPUT CONFIGURATION**




FIGURE 4. Inverting Input Configuration.

**BI-QUAD CONFIGURATION**




FIGURE 5. Bi-Quad Configuration.

**SIMPLIFIED DESIGN EQUATIONS "A"**

$$1. R_{F1} = R_{F2} = \frac{10^9 \cdot 1.592 \times 10^8}{\omega_o} = \frac{1.592 \times 10^{17}}{f_o}$$

$$2. A_{BP} = Q A_{LP}$$

$$3. R_Q = Q_p R_{F1}$$

$$4. R_G = \frac{R_Q}{A_{BP}}$$

**SIMPLIFIED DESIGN EQUATIONS "B" †**

Must be used for  $f_o > 8\text{kHz}$

$$1. R_{F1} = R_{F2} = \frac{\sqrt{10} \times 10^8}{\omega_o} = \frac{5.033 \times 10^7}{f_o}$$

$$2. A_{BP} = 3.16 Q A_{LP}$$

$$3. R_Q = 3.16 Q_p R_{F1}$$

$$4. R_G = \frac{R_Q}{A_{BP}}$$

† To use equations "B" connect a 5.49kΩ resistor between pins 12 and 13. Equations "B" are also valid for frequencies below 8kHz.

**DETAILED TRANSFER FUNCTION EQUATIONS**

The following equations show the action of all the internal and external UAF41 filter components. They are not required for the regular design procedure but could be used if a detailed analysis is required.

**NONINVERTING INPUT CONFIGURATION**

$$1. \omega_o^2 = \frac{R_2}{R_1 R_{F1} R_{F2} C_1 C_2}$$

$$2. Q = \frac{1 + \frac{R_4(R_G + R_Q)}{R_G R_Q}}{1 + \frac{R_2}{R_1}} \left( \frac{R_2 R_{F1} C_1}{R_1 R_{F2} C_2} \right)^{1/2}$$

$$3. Q A_{LP} = Q A_{HP} \left( \frac{R_1}{R_2} \right) = A_{BP} \left( \frac{R_1 R_{F1} C_1}{R_2 R_{F2} C_2} \right)^{1/2}$$

$$4. A_{LP} = \frac{1 + \frac{R_4}{R_1}}{R_G \left( \frac{1}{R_G} + \frac{1}{R_Q} + \frac{1}{R_4} \right)}$$

$$5. A_{HP} = \frac{R_2}{R_1} A_{LP} = \frac{1 + \frac{R_2}{R_1}}{R_G \left( \frac{1}{R_G} + \frac{1}{R_Q} + \frac{1}{R_4} \right)}$$

$$6. A_{BP} = \frac{R_4}{R_G}$$

**INVERTING INPUT CONFIGURATION**

$$1. \omega_o^2 = \frac{R_2}{R_1 R_{F1} R_{F2} C_1 C_2}$$

$$2. Q = \left( 1 + \frac{R_4}{R_Q} \right) \left( \frac{1}{\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_G}} \right) \left( \frac{R_{F1} C_1}{R_1 R_2 R_{F2} C_2} \right)^{1/2}$$

$$3. Q A_{LP} = Q A_{HP} \left( \frac{R_1}{R_2} \right) = A_{BP} \left( \frac{R_1 R_{F1} C_1}{R_2 R_{F2} C_2} \right)^{1/2}$$

$$4. A_{LP} = \frac{R_1}{R_G}$$

$$5. A_{HP} = \frac{R_2}{R_1} A_{LP} = \frac{R_2}{R_G}$$

$$6. A_{BP} = \left( 1 + \frac{R_4}{R_Q} \right) \frac{1}{R_G \left( \frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_G} \right)}$$

**BI-QUAD CONFIGURATION**

$$1. \omega_o^2 = \frac{R_2}{R_1 R_{F1} R_{F2} C_1 C_2}$$

$$2. Q = R_Q C_2 \omega_o$$

$$3. A_{BP} = \frac{Q A_{LP}}{\omega_o R_{F2} C_2} = \frac{R_Q}{R_{F2}}$$



# ACTIVE FILTER DESIGN EXAMPLES USING THE DESIGN PROCEDURE OUTLINED IN DESIGN STEPS SECTION.

## Example 1.

It is desired to design a three-pole, 0.5dB ripple, Chebyshev High-Pass Filter; the cutoff frequency  $f_c = 2\text{kHz}$ , Gain  $A_{HP} = +1$ .

### Step 1.

The type of transfer function (high-pass), the type of response (Chebyshev), number of poles (3), and the cut off frequency ( $f_c$ ) are chosen depending upon the particular application and are stated in the example.

### Step 2.

Normalized low-pass filter parameters  $f_n$  and  $Q$  are obtained from Table I (or from program shown in Table II).

Complex Poles:

$$\left. \begin{aligned} f_n &= 1.068853 \\ Q &= 1.7062 \end{aligned} \right\}$$

Simple Pole:

$$f_n = 0.626456$$

### Step 3.

Now, since the actual response desired is high-pass, the low-pass to high-pass transformation must be made as previously discussed in Low-Pass Transformation.

$$f_n (\text{high-pass}) = \frac{1}{f_n (\text{low-pass})}, Q_{HP} = Q_{LP}$$

∴ For Complex Poles:

$$f_n = \frac{1}{1.068853} = 0.935582$$

and  $Q = 1.7062$

$$\text{For Simple Pole: } f_n = \frac{1}{0.626456} = 1.596281$$

### Step 4.

Now, determine the actual (denormalized) frequency.

$$f_o = f_c \times f_n = 2\text{kHz} \times 0.935582 = 1871.2\text{Hz}$$

### Step 5.

Refer to the Configuration Selection Guide. Since the gain required is positive, the HP output is not inverted with respect to the input. Therefore, the noninverting input configuration must be selected. Note that the HP output is not available with the Bi-Quad configuration.

### Step 6.

Since  $f_o < 8\text{kHz}$ , Equations "A" would be used.

### Step 7.

For the Complex Poles Stage of the filter, using the equations "A".

$$R_{F1} = R_{F2} = \frac{1.592 \times 10^8}{1871.2} = 85.08\text{k}\Omega$$

### Step 8.

$$f_o Q = 1871.2 \times 1.7062 = 3.19 \times 10^3$$

$$\therefore f_o Q < 10^5$$

$$\therefore Q_P = Q = 1.7062$$

### Step 9.

$$A_{BP} = Q_P \times A_{HP} = 1.7062 \times 1 = 1.7062$$

$$R_G = \frac{5.0 \times 10^4 \times 1.7062}{1.7062 \times 1.7062} = 29.3\text{k}\Omega$$

$$R_Q = \frac{5.0 \times 10^4}{2 \times 1.7062 - 1.7062 - 1} = 70.8\text{k}\Omega$$

The above obtained resistor values are for the complex pole pair of the first stage of the required active filter. The simple pole obtained as outlined below, using the uncommitted op amp in the UAF41 makes the second stage of the required filter.

For the simple pole  $f_n$  was obtained in step 3.

$$f_n = 1.596281$$

The actual (denormalized) frequency =  $f_c \times f_n$

$$= 2\text{kHz} \times 1.596281 = 3192.6\text{Hz}$$

$$\text{Now, } f = \frac{1}{2\pi RC}$$

$$\therefore RC = \frac{1}{2\pi f} = \frac{1}{2\pi \times 3192.6} = 4.9851 \times 10^{-5}$$

Choosing  $C = 2200\text{pF}$  (or any convenient value),

$$R = \frac{4.9851 \times 10^{-5}}{2200 \times 10^{-12}} = 22.66\text{k}\Omega$$

### Note:

$R$  and/or  $C$  may be chosen in any convenient manner to obtain the desired  $RC$  product.

The overall circuit for the required filter is shown below:




FIGURE 6. Overall Circuit - Example 1.

### Example 2.

It is desired to design a 4-pole Butterworth, Bandpass Filter, with  $Q = 25$ ,  $f_c = 19\text{kHz}$  and  $A_{BP} = 1$ . Using the computer program shown in Table III, the following values of  $f_n$  and  $Q$  are obtained.

$$f_n = 1.0142435, Q = 35.36541$$

and

$$f_n = 0.9859565, Q = 35.35886$$

Using the above shown values of  $Q$  and  $f_n$ , we now will proceed to design the two stages of filter separately. Composite gain will be  $\leq 1$ . Any one of the three configurations shown in the Configuration Selection Guide can be used. We will select the noninverting input configuration.

#### For Stage 1.

$$f_o = 19\text{kHz} \times f_n = 19\text{kHz} \times 1.0142435 = 19270.6\text{Hz}$$

Since  $f_o > 8\text{kHz}$ , equations "B" would be used.

$$R_{F1} = R_{F2} = \frac{5.033 \times 10^7}{19270.6} = 2.6118\text{k}\Omega$$

$$f_o Q = 19270.6 \times 35.36541 = 6.815136 \times 10^5$$

Since  $f_o Q \gg 10^5$ , locate the corresponding  $f_o Q_P$  from the Performance Curves.

Divide  $f_o Q_P$  by  $f_o$  to obtain  $Q_P$ .

$$\text{Thus } Q_P = 48.78$$

$$R_G = \frac{5.0 \times 10^4 \times 35.36541}{1 \times 48.78} = 36.25\text{k}\Omega$$

$$R_Q = \frac{5.0 \times 10^4}{3.48 \times 47.78 - \frac{48.78}{35.37} - 1} = 298.7\Omega$$

#### For Stage 2.

Following the same procedure as shown for Stage 1 above, the values shown below are obtained.

$$f_o Q = 6.624 \times 10^5, \text{ using the Performance Curves,}$$

$$Q_P = 48.04$$

$$R_{F1} = R_{F2} = 2.6867\text{k}\Omega$$

$$R_G = 36.8\text{k}\Omega$$

$$\text{and } R_Q = 303.4\Omega$$

The overall circuit for the required filter is shown below.




FIGURE 7. Overall Circuit - Example 2.

### Example 3.

It is desired to design a 5-pole Bessel, Low-Pass Filter with  $f_c = 3.3\text{kHz}$  and  $A_{LP} = 1$ .

From Table I the following values of  $f_n$  and  $Q$  are obtained.

Complex Poles:

$$\left. \begin{aligned} f_n &= 1.55876 \\ Q &= 0.56354 \\ f_n &= 1.75812 \\ Q &= 0.91652 \end{aligned} \right\}$$

Simple Pole:

$$f_n = 1.50470$$

Using the above shown values of  $f_n$  and  $Q$ , we now will proceed to design the three stages of filter separately.

Any one of the three configurations can be used. We will select inverting configuration.

#### For Stage 1.

$$f_o = 3.3\text{kHz} \times f_n = 3.3\text{kHz} \times 1.55876 = 5144\text{Hz}$$

Since  $f_o < 8\text{kHz}$ , equations "A" would be used.

$$R_{F1} = R_{F2} = \frac{1.592 \times 10^8}{5144} = 30.95\text{k}\Omega$$

$$f_o Q = 5144 \times 0.56354 = 2.9 \times 10^3$$

$$f_o Q < 10^5, \therefore Q_P = Q = 0.56354$$

$$A_{BP} = Q_P A_{LP} = 0.56354 \times 1 = 0.56354$$

$$R_G = \frac{5 \times 10^4 \times 0.56354}{0.56354} = 50\text{k}\Omega$$

$$R_Q = \frac{5 \times 10^4}{2 \times 0.56354 + 0.56354 - 1} = 72.4\text{k}\Omega$$

#### For Stage 2.

$$f_o = 3.3\text{kHz} \times f_n = 3.3\text{kHz} \times 1.75812 = 5802\text{Hz}$$

Since  $f_o > 8\text{kHz}$ , equations "A" would be used.

$$R_{F1} = R_{F2} = \frac{1.592 \times 10^8}{5802} = 27.44\text{k}\Omega$$

$$f_o Q = 5802 \times 0.91652 = 5.32 \times 10^3$$

$$f_o Q > 10^5, \therefore Q_P = Q = 0.91652$$

$$A_{BP} = Q_P A_{LP} = 0.91652 \times 1 = 0.91652$$

$$R_G = \frac{5 \times 10^4 \times 0.91652}{0.91652} = 50\text{k}\Omega$$

$$R_Q = \frac{5 \times 10^4}{2 \times 0.91652 + 0.91652 - 1} = 28.58\text{k}\Omega$$

#### For Stage 3.

$$f = 3.3\text{kHz} \times f_n = 3.3\text{kHz} \times 1.50470 = 4966\text{Hz}$$

For the simple pole,

$$RC = \frac{1}{2\pi f} = \frac{1}{2\pi \times 4966} = 3.2049 \times 10^{-5} \\ 3300\text{pF (or any convenient value)}$$

$$R = \frac{3.2049 \times 10^{-5}}{3300 \times 10^{-12}} = 9.71 \text{ k}\Omega$$

The overall circuit is shown below.




FIGURE 8. Overall Circuit - Example 3.




FIGURE 9. Using the UAF41 as an Oscillator.

## USEFUL REFERENCES

1. G.E. Tobey, J.G. Graeme and L.P. Huelsman, Operational Amplifiers: Design and Applications, (Chapter 8) McGraw Hill Book Co., 1971.
2. Yu Jen Wong, William E. Ott, Function Circuits: Design and Applications, (Chapter 6) McGraw Hill Book Co., 1976.
3. Richard W. Daniels, Approximation Methods for Electronic Filter Design, McGraw Hill Book Co., 1974.
4. Anatol I. Zverev, Handbook of Filter Synthesis, John Wiley and Sons Inc., New York, N.Y., 1967
5. Gabor C. Temes, Sanjit K. Mitra, Modern Filter Theory and Design, John Wiley and Sons, New York, N.Y., 1973

TABLE III. Low-Pass to Bandpass BASIC Transformation Program.

```

20 INPUT "FN, Q, AND Q(BANDPASS)";F,Q,QBP
30 Y=F*SQR(1-(1/(2*Q))^2)
40 X= -F/(2*Q)
50 PX=X:PY=Y
60 FOR I= 1 TO 2
70 SX=PX/(2*QBP):SY=PY/(2*QBP)
80 PX=(SX^2-SY^2)-1:PY=2*SX*SY
90 T=ATN(PY/PX)
95 T=T-3.1415926#
100 IF T >0 THEN 120
110 T = 2*3.1415926# + T
120 T=T/2
130 A=SQR(SQR(PX^2 + PY^2))*COS(T)
140 B=SQR(SQR(PX^2 + PY^2))*SIN(T)
150 SX=SX+A:SY=SY+B
160 F=SQR(SX^2 + SY^2)
170 Q= -F/(2*SX)
180 PRINT "FN=";F;"Q=";Q
190 IF Y=0 THEN 220
200 PX=X:PY= -Y
210 NEXT I
220 STOP
230 END

```


**PRECISION OSCILLATOR**

**FEATURES**

- **FIXED FREQUENCY** - 10kHz to 20kHz
- **STABLE AMPLITUDE**
- **SINE WAVE OUTPUT**
- **LOW DISTORTION**

**DESCRIPTION**

Model 4023/25 is an all solid-state, ultra-stable sine-wave oscillator. Both output amplitude and frequency are constant, and the stability of both with time and temperature variations is excellent. Internal high-performance Burr-Brown IC operational amplifiers are used to form a Wien bridge oscillator circuit and to regulate the output amplitude. The frequency of oscillation is within  $\pm 1\%$  of the customer-specified value. If desired, external components may be added to trim the frequency to an exact value. Adding two external resistors will raise the output frequency and adding two external capacitors will lower the output frequency. With its small size, low distortion, and excellent frequency and amplitude stability, the Model 4023/25 is ideal for use as a reference oscillator in airborne or mobile equipment, special-purpose test equipment, and in telemetry systems. To order, specify Model 4023/25 and frequency.



Simplified Schematic Diagram - Model 4023/25

# SPECIFICATIONS

## ELECTRICAL


Typical performance at 25°C and with rated supply unless otherwise noted

MODEL	4023/25
<b>FREQUENCY</b>	
Range <sup>(1)</sup>	Customer specified, may be any value from 10Hz to 20kHz.
Accuracy	±1%, may be trimmed by the user to less than ±1%.
Stability vs. Temperature	0.04%/°C (max.)
<b>OUTPUT<sup>(3)</sup></b>	
Amplitude - Output A	6V, rms
Output B	3V, rms (with 600Ω load)
Amplitude Accuracy	±2%
Impedance - Output A	1Ω
Output B	600Ω
Rated Load - Output A	1.2kΩ
Output B	600Ω
Distortion (max.)	0.1%
<b>AMPLITUDE STABILITY</b>	
vs. Temperature (max.)	0.02%/°C
Noise and Jitter (max.)	0.02%
Long Term (max.)	0.1%
<b>TEMPERATURE RANGE</b>	
Operating	
Rated Specifications	-25°C to +85°C
Storage	-55°C to +100°C
<b>POWER REQUIREMENTS</b>	
Rated Supply	±15VDC
Voltage Range at 25°C <sup>(2)</sup>	±12VDC to ±18VDC
Supply Drain (max.)	±40mA

### NOTES:

- To order, specify Model 4023/25 and frequency.
- The positive and negative supplies must be balanced within 2% of each other.
- The output may be taken from either Output A or Output B (not both).

## MECHANICAL



Dimensions in millimeters are shown in parentheses.

Weight: 4 oz. maximum (120 grams)

Mating Connector: 1500MC (Optional)

Frequency $f_0$	$C_1$ and $C_2$
10Hz to 100Hz	0.1 $\mu$ F
101Hz to 1000Hz	0.01 $\mu$ F
1001Hz to 20kHz	0.001 $\mu$ F

It is important to pad both  $R_1$  and  $R_2$  or  $C_1$  and  $C_2$  by an equal amount to keep distortion within specifications.

If the frequency is lowered by a significant amount, it may be necessary to externally parallel the integrator capacitor  $C_3$  to lower distortion of the output.

The range of frequency adjustment is approximately 2 decades (within 10kHz and 20kHz). For example, a 10Hz unity may be trimmed for a frequency of up to 1kHz or a 10kHz unit may be varied down to 100Hz. However, the distortion and amplitude stability specifications are guaranteed and tested only for the nominal frequency of oscillation. In general, the degradation in distortion and amplitude stability as the frequency is varied over a wide range is very small.

## INSTALLATION

The Model 4023/25 is designed for installation on a flat mounting surface such as a chassis or printed circuit board. The gold-flashed pins may be hand or dip soldered; for plug-in installation, the Model 1500MC mating connector may be installed on the chassis. The unit may be secured to the mounting surface by means of two 4-40 machine screws inserted through the mounting surface not more than 3/16" into the tapped holes in the bottom.

Pin 1 and pin 3 must be shielded from external sources of electrical noise. The module is particularly sensitive to periodic noise near the resonant frequency. Also, if external bridge components are added to the Wien bridge terminals they must be physically near the 4023/25 module.

## EXTERNAL CONNECTIONS

External connections are made to the gold-flashed pins on the unit. These connections include the Wien bridge, integrator feedback, output, and power supply termination and are made as follows:

Pin 1	} Wien Bridge Terminals
Pin 2 Common	
Pin 3	
Pin X	} Output B
Pin 4	
Pin 5	} Output A
Pin Y	
Pin Z	} Integrator Feedback Terminals
(+)	
(-)	Positive Power, +15VDC
	Negative Power, -15VDC

## OPERATING INSTRUCTIONS

With  $R_1 = R_2$  and  $C_1 = C_2$ , the Wien-Bridge oscillator will provide a sine-wave oscillation of frequency:

$$f_0 = 1/2\pi RC, \text{ where } R = R_1 = R_2 \text{ and } C = C_1 = C_2.$$

The frequency of oscillation,  $f_0$ , will be within ±1% of the nominal value specified by the customer. The frequency may be lowered by externally paralleling the internal capacitors  $C_1$  and  $C_2$ , and the frequency may be raised by paralleling the internal resistors  $R_1$  and  $R_2$ . The nominal values of  $C_1$  and  $C_2$  will be as follows:


## HYBRID MICROCIRCUIT PEAK DETECTOR

### FEATURES:

- STORES TRANSIENT VOLTAGES
- COMPLETELY SELF-CONTAINED
- ACCURATE TO  $\pm 0.01\%$
- LOW DROOP ERRORS
- SMALL DIP PACKAGE

### DESCRIPTION

The 4085 is a specialized sample/hold amplifier that tracks an input signal until a maximum amplitude is reached. That maximum value is held at the analog output, and the digital Status output indicates that a peak has been detected. The unit can then be commanded to hold that value, ignoring additional peaks, or reset to a user-specified reference voltage. The 4085 detects positive-going peaks from -10V to +10V and is available in a hermetic metal package and a low-cost ceramic package. Three models are available, specified for temperature ranges 0 to +70°C (4085KG), -25°C to +85°C (4085BM), and -55°C to +125°C (4085SM).



# SPECIFICATIONS

## ELECTRICAL

Specification at  $T_A = +25^\circ\text{C}$  and  $\pm 15\text{VDC}$  and  $+5\text{VDC}$  power supplies unless otherwise noted.

MODEL	4085			UNITS	MODEL	4085			UNITS
	MIN	TYP	MAX			MIN	TYP	MAX	
<b>ANALOG INPUT</b>					<b>ANALOG OUTPUT</b>				
Signal Inputs	$\pm 10$	$ V_{CC}  - 3$	$\pm V_{CC}$	V	Voltage Range	$\pm 10$	$ V_{CC}  - 3$		V
Operating Range					5			mA	
Absolute Maximum Range						0.2	0.5	$\Omega$	
Input Offset Voltage						30		$\mu\text{V}$ , rms	
adjustable to zero						100		pF	
Input Offset Voltage Drift					15	50		$\mu\text{V}/^\circ\text{C}$	
Input Bias Current					15	50		pA	
Input Resistance	1			$\text{G}\Omega$					
Input Capacitance	8			pF					
<b>DIGITAL INPUT</b>					<b>STATUS OUTPUT</b>				
Logic Levels	$+2.4$ at 50nA, max		$+0.8$ at 100 $\mu\text{A}$ , max	V	Collector-emitter Voltage			+30	V
Logic "1"					50	100	20	mA	
Logic "0"						0.65		mA/mA	
Truth Table	Logic Input A		Logic Input B		$V_{BE}$				V
Peak Detect Mode	1		0						V
Hold Mode	0		0				$\pm$ Supply		V
Reset	0		1				30		mA
<b>TRANSFER CHARACTERISTICS</b>					<b>REFERENCE VOLTAGE</b>				
Voltage Gain		1.0		V/V	Operating Range	$\pm 10$	$ V_{CC}  - 3$		V
<b>ACCURACY</b>					Absolute Maximum Range				V
DC Voltage Gain Error	$\pm 0.01$		$\pm 0.01$	% of FSR <sup>(1)</sup>	Discharge Current <sup>(4)</sup>	5			mA
Dynamic Accuracy to 300Hz			$\pm 0.02$	% of FSR					
Dynamic Accuracy to 100Hz			$\pm 0.01$	% of FSR					
Temperature Coefficient of Gain Error			$\pm 3$	ppm/ $^\circ\text{C}$					
Feedthrough			$\pm 0.05$	% of Step	<b>POWER SUPPLY REQUIREMENTS</b>				
Droop (all units at $T_A = +25^\circ\text{C}$ , <sup>(2)</sup> )			$\pm 0.06$	mV/msec	Rated Voltage		$\pm 15$		V
$T_A = +70^\circ\text{C}$ , 4085KG			$\pm 0.5$	mV/msec	Operating Range	$\pm 8$		$\pm 18$	V
$T_A = +85^\circ\text{C}$ , 4085BM			$\pm 1.2$	mV/msec	Current Drain (I <sub>OUT</sub> = 0)			$\pm 20$	mA
$T_A = +125^\circ\text{C}$ , 4085SM			$\pm 12.0$	mV/msec	Rated Logic Supply Voltage <sup>(5)</sup>		$+5.0 \pm 0.5$		V
Power Supply Sensitivity, $\pm V_{CC}$			$\pm 0.005$	%/%	Logic Supply Current				mA
Logic Supply			$\pm 0.005$	%/%	Logic A & B high		$3.0 \pm 0.3$		mA
					Logic A & B = 0V		$4.4 \pm 0.5$		mA
<b>DYNAMIC PERFORMANCE</b>					<b>TEMPERATURE RANGE</b>				
Acquisition Time (BM, SM)			500	$\mu\text{sec}$	Specification				
Acquisition Time (KG)			800	$\mu\text{sec}$	4085KG	0		+70	$^\circ\text{C}$
Slew Rate	0.5			V/ $\mu\text{sec}$	4085BM	-25		+85	$^\circ\text{C}$
Charge Offset <sup>(3)</sup>	0.5	1		mV	4085SM	-55		+125	$^\circ\text{C}$
Status Delay at 500Hz	0.7	1		msec	Operating				
Status Delay at 100Hz	1.2	2		msec	4085KG	-25		+85	$^\circ\text{C}$
					4085BM	-55		+90	$^\circ\text{C}$
					4085SM	-55		+125	$^\circ\text{C}$
					Storage				
					4085KG	-30		+90	$^\circ\text{C}$
					4085BM	-60		+100	$^\circ\text{C}$
					4085SM	-60		+150	$^\circ\text{C}$

**NOTES:**

1. FSR = Full Scale Range, 20V for the 4085.

$$2. \text{Equation for droop: Droop (mV/msec)} = \frac{100\text{pA} \times 2 \left( \frac{T - 25^\circ\text{C}}{11} \right)}{3300\text{pF} + C_{EXT} (\text{pF})}$$


3. Charge Offset is the charge transferred from the holding capacitor when the 4085 is switched to the hold mode.

4. Any circuitry connected to the reference pin should be capable of sinking the desired discharge current of the internal 3300pF holding capacitor plus any external capacitor. The discharge current range is the current limit imposed by an internal FET switch. It does not imply that the loss of external circuitry must be designed to limit current to this range.

5. Logic Supply, pin 8, may be connected to higher supply voltages for operation with MOS or CMOS logic. Refer to "Operating Instructions".

### MECHANICAL

Pin numbers shown for reference only. Numbers may not be marked on package.




NOTE:  
Leads in true position .010" (0.25mm)  
R at MMC at seating plane.

ORDER NUMBER:  
4085KG

CASE: Black Ceramic (alumina)  
MATING CONNECTOR: 245MC  
WEIGHT: 8.4 grams (0.3 oz)

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.310	1.360	33.27	34.54
B	.770	.810	19.56	20.57
C	.150	.210	3.81	5.33
D	.018	.021	0.46	0.53
F	.035	.050	0.89	1.27
G	.100 BASIC		2.54 BASIC	
H	.110	.130	2.79	3.30
K	.150	.250	3.81	6.35
L	.600 BASIC		15.24 BASIC	
N	.002	.010	0.05	0.25
R	.085	.105	2.16	2.67

Pin numbers shown for reference only. Numbers may not be marked on package.







NOTE:  
Leads in true position .010" (0.25mm)  
R at MMC at seating plane.

ORDER NUMBER:  
4085BM  
4085SM

CASE: Kovar, Gold or Nickel plated  
MATING CONNECTOR: 245MC  
WEIGHT: 8.4 grams (0.3 oz)

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.365	1.385	34.67	35.18
B	.790	.810	20.07	20.57
C	.170	.250	4.32	6.35
D	.016	.021	0.41	0.53
G	.100 BASIC		2.54 BASIC	
H	.125	.150	3.18	3.81
K	.150	.300	3.81	7.62
L	.600 BASIC		15.24 BASIC	
R	.080	.110	2.03	2.79

### TYPICAL PERFORMANCE CURVES





# THEORY OF OPERATION

In the Peak Detect Mode (S1 closed, S2 open), the analog output tracks the analog input until a peak value is reached. When the input voltage falls below the magnitude of the peak voltage, CR1 becomes reversed biased, and the feedback loop between A1 and A2 is broken. At this point, the status output transistor turns on and the magnitude of the peak voltage is held on the analog output. In the Hold Mode (S1 open, S2 open), the current charging path from the output of A1 to the capacitor is opened. The output voltage is equal to the voltage stored

in the capacitor even though the input voltage may become larger than the peak voltage. In the Reset Mode (S1 open, S2 closed), the voltage on the capacitor will charge to whatever voltage is applied to the reference voltage input. If both S1 and S2 are closed at the same time, the output of A1 will be connected to the reference voltage input through a low impedance. This represents an illegal mode of operation, but will cause no damage to the unit.




FIGURE 1. 4085 Functional Diagram and Pin Configuration.




FIGURE 2. Timing Diagram For Peak-Detect Operation.

# OPERATING INSTRUCTIONS

## OFFSET VOLTAGE ADJUSTMENT

The  $\pm 2\text{mV}$  input offset voltage of the 4085 may be nulled to zero by using the circuit shown in Figure 3. With the 4085 in the Peak Detect Mode (logic input A = "1", logic input B = "0") apply zero volts to pin 1. Adjust the potentiometer until the output voltage is zero volts. Disconnect pin 12 after adjustment is made.




FIGURE 3. Offset Adjust Circuit.

## POWER SUPPLY CONSIDERATIONS

The 4085 will operate as specified with power supplies from  $\pm 8\text{VDC}$  to  $\pm 18\text{VDC}$ . To minimize noise pickup, the supply inputs should be decoupled with  $1\mu\text{F}$  tantalum capacitors located physically close to the unit.

## DIGITAL INPUTS AND LOGIC SUPPLY

The digital inputs may be driven with TTL or CMOS logic. Pin 8 should be tied to the logic supply. The logic supply voltage ( $V_L$ ) may also be provided by connecting pin 8 through a resistor of value  $R$  ( $k\Omega$ ) =  $1.67 (V_{CC} - V_L)/V_L$  to the  $+V_{CC}$  ( $V_{CC} \geq V_L$ ). The logic threshold voltage is equal to  $0.4V_L - 0.7\text{V}$ .

## INPUT FREQUENCY BANDWIDTH LIMITING

It is recommended that the input bandwidth be limited as much as possible by an RC section such as that shown in Figure 4. This is to limit noise spikes at the input that may cause erroneous readings. If detecting large pulse heights, a  $5\mu\text{sec}$  time constant should be used. This will not degrade acquisition time or tracking accuracy for frequencies up to  $500\text{Hz}$ . For input frequencies greater than  $500\text{Hz}$ , a smaller time constant may be used.




FIGURE 4. Input Bandwidth Limiting.

## STATUS OUTPUT CHARACTERISTICS

The open-collector, open-emitter output transistor is a small signal, medium speed switching transistor similar to a 2N2222. To facilitate driving a variety of devices, the configuration of the status output has been left to the user's discretion.

The internal comparator shown in the block diagram (Figure 1) has an output characteristic as follows. Input signal track:  $Z_{out} \approx \infty$ ; peak hold:  $V_{out} = +V_{CC} - 0.5\text{V}$ .

Several configurations are illustrated in Figures 5, 6, and 7. "Inverting" means logic "0" = peak has been detected.

"Noninverting" means logic "1" = peak has been detected.




FIGURE 5. Inverting TTL (CMOS) Status Output.




FIGURE 6. Noninverting TTL Status Output.




FIGURE 7. Noninverting CMOS Status Output.

## DESIGNING IN HYSTERESIS

It may be desirable in some situations to have hysteresis in the circuit such that small peaks will not be detected, eliminating jitter in the Status output. This is possible through external components connected as shown in Figure 8. After a peak is detected, the input voltage must be slightly greater (determined by  $R_1/R_2$ ) than the previous peak to cause the output to resume tracking the input. This hysteresis voltage is expressed by:

$$V_H = \frac{(V_{in} - V_E - 0.9\text{V}) R_1}{R_1 + R_2}$$

The emitter voltage of the status transistor should be tied to a voltage sufficiently lower than the lowest expected peak to allow proper operation.




FIGURE 8. Hysteresis.

# APPLICATIONS

## PEAK CATCHER

This circuit detects and holds the first peak it encounters. After the first peak is detected, it automatically is switched to the Hold Mode. To reset the circuit for catching another peak, a 10 $\mu$ sec or longer positive logic pulse should occur at the Release Input. This will reset the peak detector to the desired voltage and put it in the peak-detect mode.




FIGURE 9. Peak Catcher.

## NO-RIPPLE, FAST-SETTLING RMS-DC CONVERTER

If a waveform is known, the rms value of the signal may be computed from the peak value. In this circuit, the rms value is computed by the output amplifier from the peak value held by the 4085. The output in the circuit shown is updated manually. It may be updated automatically by replacing the switch circuit with an oscillator plus timing logic.




FIGURE 10. RMS-DC Converter.

## INTERFACING TO A/D CONVERTER

Interfacing to an A/D converter is straightforward. The gating of the A/D converter command allows a conversion only if a peak has been detected and permits completion of each conversion. If a peak occurs while the A/D is converting, it will not be detected.




FIGURE 11. A/D Converter Interface.

## PEAK-TO-PEAK DETECTOR

Figure 12 shows a circuit that will display the peak-to-peak voltage of an input waveform. The Status Output indicates that both positive and negative peaks have been detected and that the output is valid. The resistors around A3 should be matched to insure good common-mode rejection.




FIGURE 12. Peak-to-Peak Detector.

## REFERENCE VOLTAGE

In the Reset Mode the voltage applied to pin 13 places an initial charge on the holding capacitor at the input to A2 (see Figure 1). This threshold voltage may be any value between positive and negative 10 volts. For most applications pin 13 will be tied to power supply common. This sets  $V_{ref}$  to 0 volts. The 4085 will then capture peaks greater than 0 volts.

Pin 13 must be connected to either power supply common or to a user-specified reference voltage. If this connection is not made the 4085 will appear to have excessive droop.

## WINDOW COMPARATOR

### FEATURES

- ADJUSTABLE LIMITS FOR "HIGH", "LOW", AND "GO"
- UP TO 200mA LOAD CAPABILITY (each output)
- INPUT PROTECTION

### DESCRIPTION

Model 4115/04 is a hybrid IC window comparator in a double width DIP. The unit has three inputs - one for a voltage that sets the upper limit, another for a voltage that sets the lower limit, and a signal input. There are three mutually exclusive outputs - HIGH, LOW and GO. When an output is ON it will sink up to 200mA of current. This input diode protected device is designed to work with input voltages of up to  $\pm 10\text{VDC}$ , and will not be harmed by voltages to  $\pm 15\text{VDC}$ . The 4115/04 will drive a variety of loads including lamps, relays, MOS circuitry, and high noise immunity logic as well as DTL and TTL devices.


### INSTALLATION

Separate connections should be made from each power supply common (+15VDC, -15VDC and  $V_R$ ) to the 4115/04 common (pin 8).

To avoid unwanted pickup or chattering it may be necessary to include bypass capacitors from the  $\pm 15\text{VDC}$  supply pins (13 and 14) to the module common pin (8).

### APPLICATIONS

- PRODUCTION LINE TESTING
- TEMPERATURE CONTROLS
- INDUSTRIAL ALARMS
- LEVEL DETECTORS/CONTROLS





Model 4115/04 Transfer Characteristics.

# ELECTRICAL SPECIFICATIONS

Typical performance at 25°C and with rated supply unless otherwise noted.

MODEL	4115/04	Units
<b>INPUT</b>		
All Inputs	$\pm 10V$ into $6k\Omega$ (min)	
Maximum Safe Input	$\pm 15$	V
<b>ACCURACY</b>		
D.C. Resolution (min)	$\pm 0.2$	mV
Voltage Offset (referred to input) at 25°C (max)	$\pm 2$	mV
vs Temperature (max)	$\pm 30$	$\mu V/^\circ C$
Over Temperature Range (max)	$\pm 7$	mV
vs Power Supply	$\pm 50$	$\mu V/V$
Switching Speed		
Total Switching Time at 30mV Overdrive	300	$\mu sec$
<b>OUTPUT</b>		
Impedance to COMMON from all Outputs		
OFF state	$> 1$	M $\Omega$
ON state	3	$\Omega$
Load Supply Voltage ( $V_{LH}$ )	0 to +30	V
Load Current		
Steady State	+200	mA
Transient (absolute maximum) 1 Second Duration	+400	mA
Saturation Voltage ( $V_{LH}$ ) (max) at 200mA	0.7	V
<b>TEMPERATURE RANGE</b>		
Rated Specifications	-25 to +85	$^\circ C$
Derated Performance	-40 to +85	$^\circ C$
Storage	-55 to +100	$^\circ C$
<b>POWER SUPPLY REQUIREMENTS</b>		
Rated Supply Voltage	$\pm 15$	VDC
Derated Performance	-12 to $\pm 18$	VDC
Quiescent Drain (max)	$\pm 15$	mA
To achieve best results use stable quiet reference sources and drive signal input from low impedance source. Noise and drift in input sources readily masks the inherently high resolution of the device.		

# MECHANICAL SPECIFICATIONS



WEIGHT: 0.24 oz. (6.80 grams)

MATERIAL: Black Exoxy

PIN: Pin material and plating composition conform to Method 2003 (solderability) of Mil-Std-883 (except paragraph 3.2).

CONNECTOR: Fits any commercial dual-in-line connector.

## LOGARITHMIC AMPLIFIER

### FEATURES

- **ACCEPTS INPUT VOLTAGES OR CURRENTS OF EITHER POLARITY**
- **WIDE INPUT DYNAMIC RANGE**  
 6 Decades of current  
 4 Decades of voltage
- **VERSATILE**  
 Log, antilog, and log ratio capability
- **SMALL SIZE**  
 Double wide DIP
- **LOW COST**

### DESCRIPTION


Packaged in a ceramic double wide DIP, the 4127 is the first hybrid logarithmic amplifier that accepts signals of either polarity from current or voltage sources. A special purpose monolithic chip, developed specifically for logarithmic conversions,

functions accurately for up to six decades of input current and four decades of input voltage. In addition, a newly developed current inverter and a precise internal reference allow pin programming of the 4127 as a logarithmic, log ratio, or antilog amplifier.

To further increase its versatility and reduce your system cost, the 4127 has an uncommitted operational amplifier in its package that can be used as a buffer, inverter, filter, or gain element.

The 4127 is available with initial accuracies (log conformity) of 0.5% and 1.0%, and operates over an ambient temperature range of  $-10^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ .

With its versatility and high performance, the 4127 has many applications in signal compression, transducer linearization, and phototube buffering. Manufacturers of medical equipment, analytical instruments, and process control instrumentation will find the 4127 a low cost solution to many signal processing problems.



# SPECIFICATIONS

## ELECTRICAL

Typical specifications at +25°C with rated supplies unless otherwise noted.



MODEL	4127KG	4127JG
<b>ACCURACY(1), % of FSR</b>		
Current Source Input: 1nA to 1mA	0.5% max	1% max
Voltage Input: 1mV to 10V	0.5% max	1% max
<b>INPUT</b>		
Current Source Input, Pin 4	+1nA to +1mA	
Current Source Input, Pin 7	-1nA to -1mA	
Reference Current Input, Pin 2	+1μA to +1mA	
Absolute Maximum Inputs	±10mA or ±Supply Volts	
<b>OUTPUT</b>		
Voltage	±10V	
Current	±5mA	
Impedance	10Ω	
<b>FREQUENCY RESPONSE</b>		
-3dB Small Signal at Current Input		
of 100μA	90kHz	
of 10μA	50kHz	
of 1μA	5kHz	
of 100nA	250Hz	
of 10nA	80Hz	
Step Response to within ±1% of Final Value (I <sub>R</sub> = 1μA, A = 5)	10msec	
<b>STABILITY</b>		
Scale Factor Drift (ΔA/°C)	±0.0005A/°C	
Reference Current Drift (ΔI <sub>R</sub> /°C)	±0.001 I <sub>R</sub> /°C for I <sub>R</sub> ≥ 1μA ±0.003 I <sub>R</sub> /°C for 400nA < I <sub>R</sub> < 1μA 10pA at +25°C, Doubles Every 10°C	
Input Offset Current Drift (ΔI <sub>s</sub> /°C)	±10μV/°C	
Input Offset Voltage Drift		
Accuracy vs. Supply Variation		
Reference Current	±0.001I <sub>R</sub> /V	
Input Offset Voltage	±300μV/V	
Input Noise - Current Input	1pA, rms, 10Hz to 10kHz	
Input Noise - Voltage Input	10μV, rms, 10Hz to 10kHz	
<b>UNCOMMITTED OP AMP CHARACTERISTICS</b>		
Input Offset Voltage	5mV	
Input Bias Current	40nA	
Input Impedance	1MΩ	
Large Signal Voltage Gain	85dB	
Output Current	5mA	
<b>TEMPERATURE RANGE</b>		
Specification	0°C to +60°C	
Operating	-10°C to +70°C	
Storage	-55°C to +125°C	
<b>POWER SUPPLY REQUIREMENTS</b>		
Rated Supply Voltages	±15VDC	
Supply Voltage Range	±14VDC to ±16VDC	
Supply Current Drain		
at Quiescent, max	±20mA	
at Full Load, max	±26mA	

### NOTE:

- Log conformity at 25°C.

The information in this publication has been carefully checked and is believed to be reliable; however, no responsibility is assumed for possible inaccuracies or omissions. Prices and specifications are subject to change without notice. No patent rights are granted to any of the circuits described herein.

## MECHANICAL



NOTE:  
Leads in true position within .010"  
(.25mm) R @ MMC at seating plane.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.310	1.360	33.27	34.54
B	.770	.810	19.56	20.57
C	.150	.210	3.81	5.33
D	.018	.021	0.46	0.53
F	.035	.050	0.89	1.27
G	.100 BASIC		2.54 BASIC	
H	.110	.130	2.79	3.30
K	.150	.250	3.81	6.35
L	.600 BASIC		15.24 BASIC	
N	.002	.010	0.05	0.25
R	.085	.105	2.16	2.67



CASE: Ceramic  
MATING CONNECTOR: 245MC  
WEIGHT: 56 grams (2 oz.)  
ORDER NUMBER: 4127KG  
4127JG

## PIN CONNECTIONS


- I<sub>REF</sub> OUTPUT
- I<sub>REF</sub> INPUT
- NO PIN PRESENT
- +I INPUT \*
- CURRENT INVERTER OUTPUT \*
- NO PIN PRESENT
- CURRENT INVERTER INPUT
- NO PIN PRESENT
- OP AMP +INPUT
- OP AMP -INPUT
- OP AMP OUTPUT
- NO PIN PRESENT
- MAKE NO CONNECTION
- NEGATIVE SUPPLY
- NO PIN PRESENT
- NO PIN PRESENT
- NO PIN PRESENT
- LOG OUTPUT
- GAIN ADJUST
- NO PIN PRESENT
- COMMON
- POSITIVE SUPPLY
- I<sub>REF</sub> BIAS
- NO PIN PRESENT

\*Pins 4 and 5 are internally connected.


# TYPICAL PERFORMANCE CURVES



LOG RELATIONSHIP OF  $\frac{I_S}{I_R}$  AND OUTPUT VOLTAGE IN TERMS OF "A"



RELATIONSHIP OF  $\frac{I_S}{I_R}$  TO OUTPUT VOLTAGE FOR  $I_R = 1\mu A$  AND  $A = 5V$  AND  $10V$



## DISCUSSION OF SPECIFICATIONS

### ACCURACY

The deviation from the ideal output voltage defined as a percent of the full scale output voltage.

### INPUT/OUTPUT RANGE

The log relationships of  $-A \log \frac{I_S}{I_R}$  and  $-A \log \frac{E_S}{I_R R}$  are subject to the constraints specified. The 4127 can be operated with inputs lower than those given, but the accuracy will be degraded.

### FREQUENCY RESPONSE

The small-signal frequency response varies considerably with signal level and scaling, so the frequency response is specified under several different operating conditions.

### STABILITY

The use of a monolithic transistor quad and low-drift op amps minimizes drift, but some drift remains in the scale-factor, reference current, and input offset. Input offset consists of a bias current plus the op amp input voltage offset divided by the signal source resistance. Also, there is some slight drift in conformity to the log function and in output amplifier offset, but this is generally negligible.



## THEORY OF OPERATION

The 4127 is a complete logarithmic amplifier that can be pin-programmed to accept input currents or voltages of either polarity. By making use of the internal current inverter, reference current generator, log ratio element, and uncommitted op amp, you can generate a variety of logarithmic functions, including the log ratio of two signals, the logarithm of an input signal, or the antilog of an input signal. The unique FET-input current-inverting element removes the polarity limitations present in most conventional log amplifiers.

Utilizing the inherent exponential characteristics of transistor functions, the 4127 calculates accurate log functions for input currents from 1nA to 1mA, or input voltages from 1mV to 10V. Carefully matched monolithic quad transistors and temperature sensitive gain elements are used to produce a log amplifier with excellent temperature characteristics.

A functional diagram of the 4127 circuit is shown in Figure 1. In addition to the basic log amplifier, the 4127 contains a separate internal current source, a current inverter, and an uncommitted operational amplifier. The current inverter accurately converts negative input current to a positive current of equal magnitude.

The 4127 is capable of accurately logging input current over a 120dB range but to use this full range, good shielding practice must be followed. A current source input is, by definition, a high impedance source and is therefore subject to electrostatic pickups.

The input op amps A<sub>1</sub> and A<sub>3</sub> have FET input stages for low noise and very-low input bias current. The op amp A<sub>1</sub> will make the collector current of Q<sub>1</sub> equal to the signal input current I<sub>S</sub>, and the collector current of Q<sub>2</sub> will be the reference input current I<sub>R</sub>.

From the semiconductor junction characteristics, the base-to-emitter voltage will be

$$V_{BE} \approx \frac{mKT}{q} \ln \frac{I_C}{I_L}, \text{ where } \begin{array}{l} I_C = \text{Collector current} \\ I_L = \text{Reverse saturation current} \\ q, m, K = \text{Constants} \\ T = \text{Absolute temperature} \end{array}$$

$$\text{So } E_1 = -\frac{mKT_1}{q} \ln \frac{I_S}{I_{L1}} \text{ and } E_2 - E_1 = \frac{mKT_2}{q} \ln \frac{I_R}{I_{L2}}$$

If the transistors Q<sub>1</sub> and Q<sub>2</sub> are at the same temperature and have matched characteristics then

$$E_2 = \frac{mKT}{q} \left[ \ln \frac{I_R}{I_L} - \ln \frac{I_S}{I_L} \right]$$

$$E_2 = \frac{-mKT}{q} \ln \frac{I_S}{I_R}$$

The output op amp A<sub>2</sub> provides a voltage gain of approximately (R<sub>T</sub> + R<sub>2</sub>)/R<sub>T</sub>, and the value of (mKT)/q is about 26mV at room temperature. Since resistor R<sub>T</sub> varies with temperature to compensate for gain drift, the output voltage E<sub>o</sub> expressed as a log will be

$$E_o = -A \log_{10} \frac{I_S}{I_R}$$

$$\text{where } A \approx \frac{R_T + R_2}{R_T} (26 \text{ mV}) \frac{1}{0.434}, R_T \approx 520\Omega$$

The external resistor R<sub>1</sub> sets the reference current I<sub>R</sub> and resistor R<sub>2</sub> sets the scale-factor "A". R<sub>1</sub> and R<sub>2</sub> must be trimmed to the desired values, but the approximate relationships are shown in Typical Performance Curves.

The relationship between the input current I<sub>S</sub> and the output voltage E<sub>o</sub> in terms of the externally adjusted parameters I<sub>R</sub> and "A" is illustrated in Typical Performance Curves. This relationship is, of course, restricted to values of I<sub>S</sub> between 1nA and 1mA and output voltages of less than ±10V.




FIGURE 1. Functional Diagram.

# CHOOSING THE OPTIMUM SCALE FACTOR AND REFERENCE CURRENT

To minimize the effects of output offset and noise, it is usually best to use the full  $\pm 10V$  output range. Once an output range of  $\pm 10V$  has been chosen, then "A" and  $I_R$  can be determined from the min/max of the input current  $I_S$ .

$$E_O = -A \log \frac{I_S}{I_R}, \text{ where } I_{\min} < I_S < I_{\max}$$

The output range of  $\pm 10V$  for an input range of  $I_{\min}$  to  $I_{\max}$  means that

$$+10 = -A \log \frac{I_{\min}}{I_R} \text{ and } -10 = -A \log \frac{I_{\max}}{I_R}$$

Adding these two equations together

$$\log \frac{I_{\max} I_{\min}}{I_R^2} = 0, \text{ or } I_R = \sqrt{I_{\max} I_{\min}}$$

The value for A can be found from:

$$10 = A \log \frac{I_{\max}}{\sqrt{I_{\max} I_{\min}}}$$

In terms of the input current range for  $I_S$ , the values for  $I_R$  and A that will provide a full  $\pm 10V$  output swing are:

$$I_R = \sqrt{I_{\max} I_{\min}} \text{ and } A = \frac{10}{\log \frac{I_{\max}}{I_R}}$$

Example: Assume that  $I_{\min}$  is  $+10nA$  and  $I_{\max}$  is  $+100\mu A$ .

This is an 80dB range.

$$I_R = \sqrt{I_{\max} I_{\min}} = \sqrt{(10^{-4})(10^{-8})} = 10^{-6}, \text{ or } 1\mu A.$$

$$\frac{I_{\max}}{I_R} = \frac{10^{-4}}{10^{-6}} = 100$$

$$\log \frac{I_{\max}}{I_R} = 2 \text{ So } A = 5$$

For an  $I_R$  of  $1\mu A$  and A of 5,

$$E_O = -5 \log \frac{I_S}{1\mu A}$$

# CONNECTION DIAGRAMS

Transfer function is  $E_O = -A \log \frac{I_1}{I_R}$  where  $I_1$  is a positive input current and  $I_R$  is the resistor-programmed internal reference current (see Figure 2).




FIGURE 2. Transfer Function When  $I_1$  is Positive.

## ADJUSTMENT PROCEDURE

1. Refer to Choosing The Optimum Scale Factor and Reference Current.
2. Apply  $I_1 = I_R$ , adjust  $R_1$  such that  $E_O = 0$ .
3. Apply  $I_1 = I_{\max}$ , adjust  $R_2$  for the proper output voltage.
4. Repeat steps 2 and 3 if necessary.
5. Ignore this step if  $I_{1\min} \geq 10nA$ . Otherwise, apply  $I_1 = 1nA$ , make  $R_3 = 1kM\Omega$  and adjust  $R_4$  for the proper output voltage.

Transfer function is  $E_O = -A \log \frac{|I_1|}{I_R}$  where  $I_1$  is a negative input current and  $I_R$  is the resistor-programmed internal reference current (see Figure 3).




FIGURE 3. Transfer Function When  $I_1$  is Negative.

## ADJUSTMENT PROCEDURE

1. Refer to Choosing The Optimum Scale Factor and Reference Current.
2. Apply  $|I_1| = I_R$  adjust  $R_1$  such that  $E_O = 0$ .
3. Apply  $|I_1| = I_{\max}$ , adjust  $R_2$  for the proper output voltage.
4. Repeat steps 2 and 3 if necessary.
5. Ignore this step if  $|I_{1\min}| \geq 10nA$ . Otherwise, apply  $|I_1| = 1nA$ , make  $R_3 = 1kM\Omega$  and adjust  $R_4$  for the proper output voltage.

\* Single resistor recommended. Voltage divider network difficult to use due to amplifier offset voltage. RF500-108, 1GΩ resistor available from Burr-Brown.

## CONNECTION DIAGRAMS [CONT]

Transfer function is  $E_o = -A \log \frac{E_1}{R_4 I_R}$ , where  $E_1$  is a positive input voltage and  $I_R$  is the resistor-programmed internal reference current (see Figure 4).




FIGURE 4. Transfer Function When  $E_1$  is Positive.

### ADJUSTMENT PROCEDURE

1. Refer to Choosing The Optimum Scale Factor and Reference Current.
2. Apply  $E_1 = I_R$  ( $10k\Omega$ ), adjust  $R_1$  such that  $E_o = 0$ .
3. Apply  $E_1 = E_{max}$ , adjust  $R_2$  for the proper output voltage.
4. Apply  $E_1 = E_{min}$ , adjust  $R_3$  for the proper output.
5. Repeat steps 2 through 4 if necessary.

Transfer function is  $E_o = -A \log \frac{|E_1|}{R_4 I_R}$ , where  $E_1$  is a negative input voltage and  $I_R$  is the resistor-programmed internal reference current (see Figure 5).




FIGURE 5. Transfer Function When  $E_1$  is Negative.

### ADJUSTMENT PROCEDURE

1. Refer to Choosing The Optimum Scale Factor and Reference Current.
2. Apply  $|E_1| = I_R$  ( $10k\Omega$ ), adjust  $R_1$  such that  $E_o = 0$ .
3. Apply  $|E_1| = E_{max}$ , adjust  $R_2$  for the proper output voltage.
4. Apply  $|E_1| = E_{min}$ , adjust  $R_3$  for the proper output.
5. Repeat steps 2 through 4 if necessary.

Transfer function is  $E_o = -A \log \frac{|I_1|}{|I_2|}$  with  $I_1$  and  $I_2$  negative;  $|I_1| \geq 1nA$ ,  $|I_2| \geq 1\mu A$  (see Figure 6).




FIGURE 6. Transfer Function When  $I_1$  and  $I_2$  are Negative.

### ADJUSTMENT PROCEDURE

1. Refer to Choosing The Optimum Scale Factor and Reference Current.
2. No further adjustment is necessary if  $I_1 \min \geq 10nA$ , otherwise connect the  $R_3$  and  $R_4$  network, with  $R_4 = 10k\Omega$  and  $R_3 = 10^9\Omega$ . Adjust  $R_4$  for proper output voltage after adjusting gain errors. Since the voltage at pin 4 is in the range of  $\pm 5mV$ , it is not practical to use a T-network to replace  $R_3$ .

Transfer function is  $E_0 = -A \log \frac{|I_1|}{I_2}$  with  $I_1$  negative,  $I_2$  positive;  $|I_1| \geq 1\text{nA}$ ,  $I_2 \geq 1\mu\text{A}$  (see Figure 7).




FIGURE 7. Transfer Function When  $I_1$  is Negative,  $I_2$  is Positive.

#### ADJUSTMENT PROCEDURE

1. Refer to Choosing The Optimum Scale Factor and Reference Current.
2. No further adjustment is necessary if  $|I_1|_{\text{min}} \geq 10\text{nA}$ , otherwise connect the  $R_3$  and  $R_4$  network, with  $R_4 = 10\text{k}\Omega$  and  $R_3 = 10^9\Omega$ . Adjust  $R_4$  for proper output voltage after adjusting gain errors. Since the voltage at pin 4 is in the range of  $\pm 5\text{mV}$ , it is not practical to use a T-network to replace  $R_3$ .

Transfer function is  $E_0 = -A \log \frac{I_1}{I_2}$  with  $I_1$  and  $I_2$  positive;  $I_1 \geq 1\text{nA}$ ,  $I_2 \geq 1\mu\text{A}$  (see Figure 8).




FIGURE 8. Transfer Function When  $I_1$  and  $I_2$  are Positive.

#### ADJUSTMENT PROCEDURE

1. Refer to Choosing the Optimum Scale Factor and Reference Current.
2. No further adjustment is necessary if  $I_1 \text{ min} \geq 10\text{nA}$ , otherwise connect the  $R_3$  and  $R_4$  network, with  $R_4 = 10\text{k}\Omega$  and  $R_3 = 10^9\Omega$ . Adjust  $R_4$  for proper output voltage after adjusting gain errors. Since the voltage at pin 4 is in the range of  $\pm 5\text{mV}$ , it is not practical to use a T-network to replace  $R_3$ .

#### ANTILOG OPERATION

The 4127 can also perform the antilog function. The output is connected through a resistor  $R_0$  into the current input, pin 4. The input signal is connected through a gain resistor to pin 19 as shown in Figure 9.

These connections form an implicit loop for computing the antilog function. From the block diagram of Figure 1, the voltage at the inverting input of the output amplifier A2 must equal  $E_2$ , so

$$E_2 \approx \frac{R_T}{R_T + R_2} E_S, \quad R_T \approx 520\Omega$$

Since the output is connected through  $R_0$  to pin 4, the current  $I_S$  will equal  $E_0/R_0$  and  $E_2$  will be

$$E_2 = -\frac{m K T}{q} \ln \frac{E_0}{R_0 I_R}$$

Combining expressions for  $E_2$  gives the relationship

$$\frac{R_T}{R_T + R_2} E_S = -\frac{m K T}{q} \ln \frac{E_0}{R_0 I_R}$$

$$-\frac{E_S}{A} = \log \frac{E_0}{R_0 I_R}$$

where

$$A \approx \frac{R_T + R_2}{R_T} (26\text{mV}) \frac{1}{0.434}$$

$$E_0 = R_0 I_R \text{ Antilog} - \frac{E_S}{A}$$

Setting  $R_0$  and  $I_R$  will set the scale factor. For example, an  $R_0$  of  $1\text{M}\Omega$  and  $I_R$  of  $1\mu\text{A}$  will give a scale factor of unity and

$$E_0 = \text{Antilog} - \frac{E_S}{A}$$




FIGURE 9. Antilog Operation.



**4203**  
**4205**

## **Integrated Circuit MULTIPLIER-DIVIDERS**

### **FEATURES**

- **LASER-TRIMMED**  
Requires No Adjustment
- **GUARANTEED ACCURACY** - 1% or 2%
- **SELF-CONTAINED**  
No Additional Amplifiers
- **FAST SLEWING** - 25V/ $\mu$ sec
- **SMALL PACKAGE** - TO-100

### **APPLICATIONS**

- **MULTIPLICATION, DIVISION, SQUARING,  
SQUARE ROOTS**
- **RMS MEASUREMENTS**
- **FREQUENCY DOUBLER**
- **BALANCED MODULATOR AND DEMODULATOR**
- **ELECTRONIC GAIN CONTROL**
- **FUNCTION GENERATOR AND LINEARIZING CIRCUITS**
- **PROCESS CONTROL SYSTEMS**

### **DESCRIPTION**

Burr-Brown Models 4203 and 4205 are integrated circuit multipliers designed for general purpose usage. In addition to four-quadrant multiplication they also perform division and square rooting of analog signals, requiring no additional amplifiers in performing the above functions. They are laser-trimmed prior to final packaging and are guaranteed to their rated accuracy with no external components. This is a distinct advantage from the standpoints of cost and reliability.

These multipliers contain their own zener-regulated references and, as a result, are much less sensitive to

supply voltage variation than were earlier IC multipliers. The fast (25V/ $\mu$ sec) slew rate and 1MHz bandwidth are key performance factors for applications where delay phase shift must be minimized. Harmonic distortion of the 4203 and 4205 remain low for frequencies well above 100k Hz, an important asset in modulation applications.

Other desirable features are hermetic TO-100 package (10-pin version of TO-99) and wide temperature range of operation. The 4203S and 4205S are specified for operation over the full MIL temperature range.

# SPECIFICATIONS

## ELECTRICAL

Typical at +25°C with rated power supplies unless otherwise noted.  
Percent specifications refer to % of full scale (10V).

MODEL	4203J/4205J	4203K/4205K	4203S/4205S
<b>OUTPUT FUNCTION</b> 4203 4205	XY/10 (X <sub>1</sub> - X <sub>2</sub> )(Y <sub>1</sub> - Y <sub>2</sub> )/10		
<b>TOTAL ERROR*</b>			
Internal Trim	2%, max	1%, max	1%, max
External Trim	1%	0.6%	0.6%
vs Temperature		0.04%/°C	
vs Supply		0.2%/%	
<b>INDIVIDUAL ERRORS</b>			
Output Offset at +25°C (X = Y = 0)	20mV	20mV	20mV, max
vs Temperature (Operating Range)		0.4mV/°C	
vs Supply		10mV/%	
Scale Factor Error	1%	0.6%	0.6%
vs Temperature (Operating Range)		0.04%/°C	
vs Supply		0.1%/%	
Nonlinearity			
X(X = 20V, p-p; Y = ±10VDC)	0.8%	0.5%	0.5%
Y(Y = 20V, p-p; X = ±10VDC)		0.2%	
Feedthrough at 50Hz			
X = 0, Y = 20V, p-p (Internal Trim)		50mV, p-p	
(External Trim)		20mV, p-p	
vs Temperature		1mV, p-p/°C	
Y = 0, X = 20V, p-p (Internal Trim)		50mV, p-p	
(External Trim)		20mV, p-p	
vs Temperature		2mV, p-p/°C	
<b>AC PERFORMANCE</b>			
Slew Rate		25V/μsec	
-3dB Small Signal Bandwidth		1MHz	
1% Amplitude Error		40kHz	
1% Vector Error (0.57° phase shift)		10kHz	
Settling Time (2% of final value, 20V, step)		1μsec	
Overload Recovery Time		3μsec	
<b>OUTPUT NOISE (X = Y = 0)</b>			
10kHz to 10MHz		3mV, rms	
10Hz to 10kHz		600μV, rms	
<b>INPUT CHARACTERISTICS</b>			
Input Voltage Range			
Rated Operation		±10V	
Absolute Max		±15V	
Input Impedance, X		10MΩ	
Y		10MΩ	
Z		36kΩ	
<b>OUTPUT CHARACTERISTICS</b>			
Rated Output		±10V at ±5mA	
Output Impedance		1Ω	
<b>POWER SUPPLY REQUIREMENTS</b>			
Rated Voltage		±15VDC	
Operating Range		±12VDC to ±18VDC	
Quiescent Current		±4.5mA	
<b>TEMPERATURE RANGE</b>			
Operating, Rated Performance	0°C to +70°C	-55°C to +125°C	
Storage	-85°C to +150°C		

\*Total error is a tested maximum at .25°C and represents the maximum allowed value for the sum of the individual errors.


## MECHANICAL

### NOTE:

Leads in true position within 0.10" (0.25mm) R at MMC at seating plane.

Pin numbers shown for reference only.

Numbers may not be marked on package.



### ORDER NUMBER:

4203J, 4205J

4203K, 4205K



4203S, 4205S

WEIGHT:

1 gram

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.308	.335	7.75	8.51
C	.185	.185	4.19	4.70
D	.018	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.230 BASIC		5.84 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	---	12.70	---
L	.120	.160	3.05	4.08
M	.36° BASIC		.36° BASIC	
N	.110	.120	2.79	3.05

## CONNECTION DIAGRAM





4204  
4206

## ANALOG MULTIPLIER-DIVIDER

### FEATURES


- **HIGH TOTAL ACCURACY**  
0.25% and 0.5% max, no external trims  
0.1% and 0.2% typ. with external trims
- **LOW TEMPERATURE DRIFT**  
100ppm/°C
- **SMALL PACKAGE**  
Dual-in-line metal or plastic
- **LOW COST**

### DESCRIPTION

The 4204 and 4206 are four-quadrant analog multipliers offering high accuracy, low noise, and moderate

bandwidth at low cost. They use the log/antilog technique and are internally laser-trimmed. Multiply mode accuracies of 0.25% and 0.5% max are guaranteed with no external components. By following the external trim procedure described in the Multiplication section, accuracies can be improved to 0.1% and 0.2% (typical). Accuracy specifications are verified at Burr-Brown by an automatic tester which scans the X-Y plane. Maximum error at any point in the plane is required to be less than the specified values.

The 4204 and 4206 also perform the divide function in two quadrants and the square root function in one quadrant with no external components required. Detailed instructions for these operations are given on the last page.



# SPECIFICATIONS

## ELECTRICAL

Typical performance at +25°C with rated power supplies unless otherwise noted. Percent specifications refer to percent of full scale (10V).

MODEL	4204J, 4206J	4204K, 4206K	4204S
<b>OUTPUT FUNCTION</b>	$E_x E_v / 10$	*	*
<b>TOTAL ERROR (Multiply Mode)<sup>(1)</sup></b>			
Internal trim, max <sup>(2)</sup>	0.5% max	0.25% max	*
External trim, typ vs Temperature	0.2%	0.1%	0.1%
vs Supply	0.01%/°C	*	0.02%/°C max
	0.02%/%	*	*
<b>INDIVIDUAL ERRORS (Multiply Mode)</b>			
Output Offset $X = Y = 0$	15mV	5mV	5mV
Scale Factor Error	0.2%	0.1%	0.1%
Nonlinearity:			
X = 20V, p-p, Y = -10VDC	0.005%	*	*
Y = 20V, p-p, X = -10VDC	0.005%	*	*
X = 20V, p-p, Y = +10VDC	0.05%	*	*
X = 20V, p-p, X = +10VDC	0.05%	*	*
Feedthrough at 50Hz:			
X = 20V, p-p, Y = 0	10mV, p-p		5mV, p-p
Y = 20V, p-p, X = 0	10mV, p-p		5mV, p-p
<b>AC PERFORMANCE</b>			
Slew Rate	1V/ $\mu$ s	*	*
-3dB Small Signal Bandwidth	250kHz	*	*
1% Amplitude Error	33kHz	*	*
1% Vector Error (0.57° phase shift)	2.5kHz	*	*
Full Power Response	20kHz	*	*
<b>OUTPUT NOISE <math>X = Y = 0.0V</math></b>			
DC to 10kHz	300 $\mu$ V, rms	*	*
<b>INPUT CHARACTERISTICS</b>			
Input Voltage:			
Maximum for Rated Specifications X, Y, Z	$\pm 10V$	*	*
Maximum Safe Level X, Y, Z	$\pm$ Supply	*	*
Input Impedance X/Y/Z	25k $\Omega$ /25k $\Omega$ /100k $\Omega$	*	*
<b>OUTPUT CHARACTERISTICS</b>			
Rated Output: Voltage, min	$\pm 10V$	*	*
Current, min	$\pm 5mA$	*	*
Output Impedance	1 $\Omega$	*	*
<b>POWER SUPPLY REQUIREMENTS</b>			
Rated Supply	$\pm 15VDC$	*	*
Operating Range	$\pm 14$ to $\pm 16V$	*	*
Quiescent Current	+15mA, -8.5mA	*	*
<b>TEMPERATURE RANGE, 4206</b>			
Specification	0°C to +70°C	*	*
Operating	-25°C to +85°C	*	*
Storage	-55°C to +125°C	*	*
<b>TEMPERATURE RANGE, 4204</b>			
Specification	-25°C to +85°C	*	-55°C to +125°C
Operating	-55°C to +125°C	*	*
Storage	-65°C to +125°C	*	*

\* Same as for 4206J.

NOTES: (1) Total error is a tested maximum and does not represent a sum of the maximum individual errors as the maximum individual errors do not occur at the same X, Y operating point. (2) With output loading of 10k $\Omega$  or less.

## PIN CONNECTIONS 4204


1	$E_z$
2	Output
3	$-V_s$
4	Feedthrough Adjust
5	Make No Connection
6	Make No Connection
7	$E_x$
8	Internal Reference
9	Make No Connection
10	Ground
11	Feedthrough Adjust
12	Offset Adjust
13	$E_v$
14	$+V_s$

## PIN CONNECTIONS 4206

1	$E_z$
2	Output
3	$-V_s$
4	Feedthrough Adjust
5	Make No Connection
6	Make No Connection
7	$E_x$
8	Internal Reference
9	Make No Connection
10	Ground
11	Feedthrough Adjust
12	Offset Adjust
13	$E_v$
14	$+V_s$


## MECHANICAL

### 4204





NOTE:  
Leads in true position within 0.010" (0.25mm) R at MMC at seating plane.

Denotes Pin 1




Pin numbers shown for reference only. Numbers are not marked on package.




DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.880	.880	21.84	22.35
B	.490	.510	12.45	12.95
C	.170	.250	4.32	6.35
D	.018	.021	0.41	0.53
G	.100 BASIC		2.54 BASIC	
H	.115	.155	2.92	3.94
K	.160	.300	3.81	7.62
L	.300 BASIC		7.62 BASIC	
R	.080	.120	2.03	3.05

### 4206




NOTE:  
Leads in true position within 0.010" (0.25mm) R at MMC at seating plane.

Denotes Pin 1



Pin numbers shown for reference only. Numbers are not marked on package.



PIN SPACING: 2.5mm (0.1")  
ROW SPACING: 7.6mm (0.300")  
WEIGHT: 3.4 grams (0.12 oz.)  
CONNECTOR: 14-pin DIP 0145MC

Pin material and plating composition conform to Method 208 (solderability) of MIL-STD-202.




DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.790	.810	20.07	20.57
B	.490	.510	12.45	12.95
C	.190	.210	4.83	5.33
D	.018	.021	0.46	0.53
G	.100 BASIC		2.54 BASIC	
H	.080	.118	2.03	2.92
K	.120	.300	3.20	7.62
L	.300 BASIC		7.62 BASIC	
R	.080	.118	2.03	2.92



# TYPICAL PERFORMANCE CURVES

At +25°C and ±15VDC.



## DISCUSSION OF PERFORMANCE CURVES

### LARGE SIGNAL FREQUENCY RESPONSE

This response curve describes the output voltage capability of the 4204 and 4206 as a function of frequency. The measurement is made with one input at +10 or -10VDC, and with a sine wave applied at the other input. An output distortion of 0.5% is allowed.

### STEP RESPONSE

Step response is measured with one input at +10 or -10VDC and with a 20Vp-p square wave applied at the other input.

### SMALL SIGNAL FREQUENCY RESPONSE

These curves are the amplitude and phase response of the 4204 and 4206's transfer function, when one input is held at +10 or -10VDC. A sine wave signal is applied to the other input. Small signal response requires that the amplitude of the input sine wave be adjusted so that the output signal does not reach the slew rate limitation.


## OUTPUT DISTORTION

The output distortion of the 4204 and 4206 is of most interest in modulator applications. The curve for Output Distortion characterizes this distortion with one input held at +10 or -10VDC. A sine wave is applied to the other input. The sine wave amplitude is held constant at 20Vp-p while frequency is varied.

## AC FEEDTHROUGH

This variation of feedthrough as a function of frequency is illustrated in the curve above. One of the inputs is a zero while a 20Vp-p sine wave is applied at the other input. The output feedthrough generally has substantial harmonic content and is measured in millivolts, peak-to-peak.

## THEORY OF OPERATION




These products' log-antilog multiplication technique is based upon the logarithmic voltage-current relationship in a semiconductor junction. This action is shown by the simplified equation:

$$V_{BE} = (KT/q) (\ln I_C - \ln I_S)$$

where  $V_{BE}$  is the transistor's emitter-base voltage,  $I_C$  is the transistor collector current,  $I_S$  is the collector saturation current,  $K$  is Boltzmann's constant,  $q$  is the charge of one electron and  $T$  is the absolute temperature in degrees Kelvin. As can be seen from the equation, the

logarithmic function is extremely temperature sensitive. The 4204 and 4206, however, have excellent temperature characteristics because the log and antilog circuitry have equal and opposite temperature drifts which cancel to a first order approximation. The log and antilog circuits will compensate each other to the extent that the various logging transistors are matched to each other. These transistors are placed adjacently on a monolithic chip to obtain the best possible matching, and so the best possible performance.

## OPERATING MODES



## ADJUSTMENTS

Although the products will achieve specified performance in the multiply mode with no external trimming, optimized performance can be achieved with external adjustments. The proper connections and the trim procedures are explained below.

The 4204 and 4206 will operate within specification with any combination of input signals. The best performance, however, will be obtained in the second, third, and fourth quadrants. That is, if four quadrant operations are not needed, the performance can be optimized by constraining operation to quadrants 2, 3 and 4 rather than 1.

## MULTIPLICATION

### Multiplication Trim Procedure (Figure 1)

- 1) Set  $E_X = 0$  and apply a 10Vp-p sine wave (50Hz) to  $E_Y$ : Adjust  $R_1$  for minimum output.
- 2) Set  $E_Y = 0$  and apply a 10Vp-p sine wave (50Hz) to  $E_X$ : Adjust  $R_2$  for minimum output.
- 3) Set  $E_X = E_Y = 0$ : Adjust  $R_3$  for  $E_{OUT} = 0.00V$ .
- 4) Set  $E_X = E_Y = +10.000V \pm 1mV$ : Adjust  $R_4$  for  $E_{OUT} = +10.000V \pm 2mV$ .




FIGURE 1. Multiplication Trim Procedure.

## DIVISION

The 4204 and 4206 may be used as a two-quadrant divider without the need for an external operational amplifier. It should, however, be noted that the maximum output error is approximately given by

$$\text{divider error} \approx 10\epsilon_M / E_X$$

where  $\epsilon_M$  is the total error specification for the multiply mode. Obviously, divider error becomes excessively large for small values of  $E_X$ . A 10:1 denominator range is usually the practical limit. If accurate division is required over a wide dynamic range of denominator voltage, the Burr-Brown Model DIV100 is recommended (0.25% max., over a 40:1 range).




FIGURE 2. Division Trim Procedure.

### Division Trim Procedure (Figure 2)

- 1) Set all potentiometers near mid-scale.
- 2) Set  $E_Z = 0V$ ,  $E_X \approx -10V$ , adjust  $R_2$  such that  $E_O = 0.000V \pm 2mV$ .
- 3) Set  $E_X = E_Z = -10.000VDC \pm 2mV$ , adjust  $R_3$  such that  $E_O = +10.000VDC \pm 2mV$ .
- 4) Set  $E_X = E_Z \approx$  minimum value required by application, adjust  $R_1$  such that  $E_O = +10.000VDC \pm 5mV$ .
- 5) Repeat steps 2 through 4 if necessary.

## SQUARE ROOT

The pin connections for the Square Root mode of operation are similar to those for division, except that the denominator input is connected to the output node. Errors in the Square root mode of operation become troublesome for small values of  $E_Z$ . However, the output error does not increase so rapidly as in the divide mode. The actual output for small values of  $E_Z$  is given approximately by

$$E_{OUT} \approx -\sqrt{10 E_Z + 10 \epsilon_M}$$

where  $\epsilon_M$  is the total error specified for Multiply mode. This equation can be used to determine the feasibility of using either of these products as a square rooter for a given application. For operation over a much wider dynamic range, with improved accuracy, the Model 4302 multifunction converter is recommended.




FIGURE 3. Square Root Trim Procedure.

### Square Root Trim Procedure (Figure 3)

- 1) Set  $E_Z = +10.000VDC \pm 2mV$ , adjust  $R_2$  such that  $E_O = +10.000VDC \pm 2mV$ .
- 2) Set  $E_Z \approx$  minimum value required by application ( $E_{ZM}$ ), adjust  $R_1$  such that  $E_O = -\sqrt{10 E_{ZM}} \pm 2mV$ .
- 3) Repeat steps 1 and 2 if necessary.



4213

For a /883B version of this product, see 4213/883B in the Military Products section.

## MULTIPLIER-DIVIDER

### FEATURES

- LOW COST
- DIFFERENTIAL INPUT
- ACCURACY 100% TESTED AND GUARANTEED
- LOW NOISE  
120  $\mu$ V, rms, 10Hz to 10kHz
- SELF-CONTAINED  
No additional amplifiers
- SMALL SIZE  
Hermetic TO-100 package
- WIDE TEMPERATURE OPERATION

### APPLICATIONS


- MULTIPLICATION
- DIVISION
- SQUARING
- SQUARE ROOT
- LINEARIZATION
- POWER COMPUTATION
- ANALOG SIGNAL PROCESSING
- ALGEBRAIC COMPUTATION
- TRUE RMS-TO-DC CONVERSION

### DESCRIPTION

The 4213 multiplier-divider is a low cost precision device designed for general purpose application. In addition to four-quadrant multiplication, it also performs analog square root and division without the bother of external amplifiers. The 4213 is laser-trimmed to guarantee its rated accuracy with no

external components. The internal zener regulated references make the 4213 much less sensitive to supply variation than earlier IC multipliers. Hermetic TO-100 package, wide operating temperature range, low output noise, and low cost are some of the desirable features of this versatile device.

4213 FUNCTIONAL DIAGRAM



# SPECIFICATIONS

## ELECTRICAL

Specifications at  $T_A = +25^\circ\text{C}$  and  $\pm V_{CC} = 15\text{VDC}$  unless otherwise noted.

MODEL		4213AM			4213BM			4213SM			UNITS
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>MULTIPLIER PERFORMANCE</b>											
Transfer Function		$\frac{(X_1 - X_2)(Y_1 - Y_2)}{10} + Z_2$									
Total Error											
Initial		$-10\text{V} \leq X, Y \leq 10\text{V}$ $T_A = +25^\circ\text{C}$									
vs Temperature		$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$									
vs Temperature		$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$									
vs Supply											
Individual Errors											
Output Offset											
Initial		$T_A = +25^\circ\text{C}$									
vs Temperature		$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$									
vs Temperature		$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$									
vs Supply											
Scale Factor Error											
Initial		$T_A = +25^\circ\text{C}$									
vs Temperature		$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$									
vs Temperature		$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$									
vs Supply											
Nonlinearity											
X Input		$X = 20\text{V}, \text{p-p}; Y = \pm 10\text{VDC}$									
Y Input		$Y = 20\text{V}, \text{p-p}; X = \pm 10\text{VDC}$									
Feedthrough		$f = 50\text{Hz}$									
X Input		$X = 20\text{V}, \text{p-p}; Y = 0$									
Y Input		$Y = 20\text{V}, \text{p-p}; X = 0$									
vs Temperature		$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$									
vs Temperature		$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$									
vs Supply											
<b>DIVIDER PERFORMANCE</b>											
Transfer Function		$X_1 > X_2$ $\frac{10(Z_1 - Z_2)}{X_1 - X_2} + Y_2$									
Total Error with external adjustments:											
X = -10V		$-10\text{V} \leq Z \leq +10\text{V}$									
X = -1V		$-1\text{V} \leq Z \leq +1\text{V}$									
-10V ≤ X ≤ -0.2V		$-10\text{V} \leq X \leq -0.2\text{V}$									
-10V ≤ Z ≤ +10V		$-10\text{V} \leq Z \leq +10\text{V}$									
<b>SQUARER PERFORMANCE</b>											
Transfer Function		$\frac{X_1 - X_2^2}{10} + Z_2$									
Total Error		$-10\text{V} \leq X \leq +10\text{V}$									
<b>SQUARE-ROOTER PERFORMANCE</b>											
Transfer Function		$Z_1 < Z_2$ $+\sqrt{10(Z_2 - Z_1)}$									
Total Error		$1\text{V} \leq Z \leq 10\text{V}$									
<b>AC PERFORMANCE</b>											
Small-Signal Bandwidth		$\pm 3\text{dB}$									
1% Amplitude Error		Small Signal									
1% $\pm 0.5^\circ$ Vector Error		Small Signal									
Full Power Bandwidth		$ V_d  = 10\text{V}, R_L = 2\text{k}\Omega$									
Slew Rate		$ V_d  = 10\text{V}, R_L = 2\text{k}\Omega$									
Settling Time		$\pm \pm 1\%, \Delta V_o = 20\text{V}$									
Overload Recovery		50% Output Overload									
<b>INPUT CHARACTERISTICS</b>											
Input Voltage Range		$\pm 10$									
Rated Operation											
Absolute Maximum		$\pm V_{CC}$									
Input Resistance		X, Y, Z <sup>(1)</sup>									
Input Bias Current		X, Y, Z									
<b>OUTPUT CHARACTERISTICS</b>											
Rated Output		$I_o = \pm 5\text{mA}$									
Voltage		$\pm 10$									
Current		$V_o = \pm 10\text{V}$									
Output Resistance		$\pm 5$									
		1.5									
		f = DC									
<b>OUTPUT NOISE VOLTAGE</b>											
		X = Y = 0									
$f_o = 1\text{Hz}$		40									
$f_o = 10\text{kHz}$		1.0									
1/f Corner Frequency		1060									
$f_b = 10\text{Hz to } 10\text{kHz}$		125									
$f_b = 10\text{Hz to } 10\text{MHz}$		3									
<b>POWER SUPPLY REQUIREMENTS</b>											
Rated Voltage											
Operating Range		Derated Performance									
Quiescent Current		$\pm 8.5$									
		$\pm 15$									
		$\pm 20$									
		$\pm 5.5$									
		VDC									
		VDC									
		mA									





## ELECTRICAL (CONT)

MODEL		4213AM			4213BM			4213SM			UNITS
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>TEMPERATURE RANGE (Ambient)</b>											
Specification		-25		+85	.		.	-55		+125	°C
Operating Range	Degraded Performance	-55		+125	.		.	.		.	°C
Storage		-65		+150	.		.	.		.	°C










### NOTES:

1. Z<sub>2</sub> input resistance is 10M $\Omega$ , typical, with Pin 9 open. If Pin 9 is grounded or used for optional offset adjustment, the Z<sub>2</sub> input resistance may be as low as 25k $\Omega$ .

\*Same as 4213AM specification.



# TYPICAL PERFORMANCE CURVES



## ABSOLUTE MAXIMUM RATINGS

Supply	±20VDC
Internal Power Dissipation <sup>(1)</sup>	500mW
Differential Input Voltage <sup>(2)</sup>	±40VDC
Input Voltage Range <sup>(2)</sup>	±20VDC
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 10 seconds)	+300°C
Output Short-circuit Duration <sup>(3)</sup>	Continuous
Junction Temperature	+150°C

### NOTES:

- Package must be derated based on:  $\theta_{JC} = 55^\circ\text{C/W}$  and  $\theta_{JA} = 165^\circ\text{C/W}$ .
- For supply voltages less than ±20VDC the absolute maximum input voltage is equal to the supply voltage.
- Short-circuit may be to ground only. Rating applies to +85°C ambient.





4214

## MULTIPLIER - DIVIDER

### FEATURES

- DIFFERENTIAL INPUTS
- LASER-TRIMMED
- GUARANTEED ACCURACY  
0.5% and 1%
- SELF-CONTAINED  
No additional parts required
- LOW NOISE  
120 $\mu$ V rms, 10Hz - 10kHz
- DIP PACKAGES

### APPLICATIONS

- MULTIPLICATION
- DIVISION
- SQUARING
- SQUARE ROOTING
- ADAPTIVE CONTROL
- ALGEBRAIC COMPUTATION
- POWER COMPUTATION

### DESCRIPTION

The 4214 family of multipliers are low cost integrated circuit multiplier/dividers designed for general purpose usage. In addition to four quadrant multiplication, they also perform division and square rooting of analog signals. They do not require use of additional amplifiers to perform these functions. The 4214 is laser-trimmed prior to final packaging and is guaranteed to its rated accuracy with no external components - a distinct advantage from standpoints of cost and reliability.

4214 contains its own zener regulated references and,

as a result is much less sensitive to supply voltage variation than were earlier IC multipliers. The multipliers' output noise is only 120 $\mu$ V rms in a 10Hz to 10kHz bandwidth.



The unit is available in two 14 pin DIP packages. The plastic version ("P" package) is offered for minimum cost as is specified over the -25°C to +85°C range. The hermetic metal package ("M" package option) provides operation over the full -55°C to +125°C temperature range.

# ELECTRICAL SPECIFICATIONS

Typical performance at +25°C with rated power supplies unless otherwise noted.

MODEL	4214AP/RM <sup>(1)</sup>	4214BP/SM <sup>(1)</sup>
<b>OUTPUT FUNCTION</b>	$\frac{(X_1 - X_2)(Y_1 - Y_2)}{10} + Z_2$	
<b>TOTAL ERROR<sup>(1)</sup></b> Without Trimming Error vs Temperature (-25°C to +85°C), (AP and BP) (-55°C to +125°C), (RM and SM)	1% max 0.008%/°C typ., 0.02%/°C max 0.025%/°C typ., 0.05%/°C max	0.5% max 0.02%/°C typ., 0.05%/°C max
Error vs Supply	0.05%/%	
<b>INDIVIDUAL ERRORS</b>		
Output Offset	10mV typ 50mV max	7mV typ 25mV max
vs Temperature	0.7mV/°C typ 2mV/°C max	0.3mV/°C typ 0.7mV/°C max
vs Supply	0.25mV/%	
Scale Factor Error	0.12%	
vs Temperature	0.008%/°C	
vs Supply	0.05%/%	
Nonlinearity	±0.08%	
X(X = 20V p-p, Y = ±10VDC)	±0.01%	
Y(Y = 20V p-p, X = ±10VDC)	±0.01%	
Feedthrough at 50 Hz		
X = 20V p-p, Y = 0	30mV p-p	
Y = 20V p-p, X = 0	6mV p-p	
vs Temperature	0.1mV p-p/°C	
vs Supply	0.15mV p-p/°C	
<b>AC PERFORMANCE</b>		
Small Signal ±3dB Flatness	610 kHz	
Small Signal ±1% Flatness	90 kHz	
Small Signal ±1% Vector Error (0.57° Phase Shift)	7.5 kHz	
Full Power Bandwidth	330 kHz	
Slew Rate	23V/μs	
Settling Time to 1% (20V step)	1.7μs	
<b>OUTPUT NOISE (X = Y = 0)</b>		
10 Hz to 10 kHz	120μV rms	
10 Hz to 10 MHz	700μV rms	
<b>INPUT CHARACTERISTICS</b>		
Input Voltage Range		
Rated Operation, min.	±10V	
Absolute max	±V	
Input Impedance, X, Y, Z <sup>(2)</sup>	10 MΩ	
Input Bias Current, X, Y, Z	1.4μA	
<b>OUTPUT CHARACTERISTICS</b>		
Rated Output	±10V at ±5mA min	
Output Impedance	1.5Ω	
<b>POWER SUPPLY REQUIREMENTS</b>		
Rated Voltage	±15V	
Operating Range	±8.5VDC to ±20VDC	
Quiescent Current	±5.5mA	
<b>TEMPERATURE RANGE</b>		
Rated Performance (specification)	AP and BP	-25°C to +85°C
	RM and SM	-55°C to +125°C
Operation	AP and BP	-55°C to +125°C
Storage	AP and BP	-40°C to +85°C
	RM and SM	-65°C to +150°C

- Total error is the maximum allowed value of the sum of the individual errors.
- Z<sub>2</sub> input impedance is 10 MΩ typ with Pin 11 open circuit. If Pin 11 is grounded or used for optional offset adjustment the Z<sub>2</sub> input impedance may become as low as 25kΩ.
- 4214RM and 4214SM will be available after May 15, 1978.





4302

## Low Cost MULTIFUNCTION CONVERTER

### FEATURES

- LOW COST
- SMALL PACKAGE - Dual-in-line
- RELIABLE HYBRID CONSTRUCTION
- VERSATILE

FUNCTIONS	ACCURACY
MULTIPLY	±0.25%
DIVIDE	±0.25%
SQUARE	±0.03%
SQUARE ROOT	±0.07%
EXPONENTIATE	±0.15% (m = 5)
ROOTS	±0.2% (m = .2)
SINE $\theta$	±0.5%
COSINE $\theta$	±0.8%
TAN <sup>-1</sup> (Y/X)	±0.6%
$\sqrt{X^2 + Y^2}$	±0.07%

Typical accuracies expressed as a % of output full scale (+ 10VDC) at 25°C.

### DESCRIPTION


Burr-Brown's multifunction converter model 4302 is a low cost solution to many analog conversion needs. Much more than just another multiplier/divider, the 4302 out performs many analog circuit functions with a very high degree of accuracy at a very low total cost to the user.

# SPECIFICATIONS

Performance typical at 25°C and with rated supply unless otherwise noted.

ELECTRICAL	
MODEL	4302
TRANSFER FUNCTION	$E_o = V_Y \left( \frac{V_Z}{V_X} \right)^m$
RATED OUTPUT	
Voltage	+10.0 V
Current	5 mA
INPUT	
Signal Range	$0 \leq (V_X, V_Y, V_Z) \leq +10 \text{ V}$
Absolute Maximum	$(V_X, V_Y, V_Z) \leq \pm 18 \text{ V}$
Impedance (X/Y/Z)	100 k $\Omega$ /90 k $\Omega$ /100 k $\Omega$
EXPONENT RANGE	
Roots ( $0.2 \leq m < 1$ )	$m = \frac{R_2}{R_1 + R_2}$ Refer to Functional Diagram below
Powers ( $1 < m \leq 5$ )	$m = \frac{R_1 + R_2}{R_2}$
( $m = 1$ )	$R_1 = 0 \Omega, R_2$ not used
POWER REQUIREMENTS	
Rated Supply	$\pm 15 \text{ VDC}$
Range	$\pm 12$ to $\pm 18 \text{ VDC}$
Quiescent Current	$\pm 10 \text{ mA}$
TEMPERATURE RANGE	
Operating	$-25^\circ\text{C}$ to $+85^\circ\text{C}$
Storage	$-25^\circ\text{C}$ to $+85^\circ\text{C}$

## MECHANICAL



Row Spacing: 7.6mm (0.300")  
 Weight: 3.4 grams (0.12 oz.)  
 Connector: 14-pin DIP  
 0145MC

Pin material and plating composition conform to Method 208 (solderability) of Mil-Std-202.

## PIN CONNECTIONS

+15 VDC	$\phi 14$	1 $\phi$	X Input
Y Input	$\phi 13$	2 $\phi$	Output
$m_C$	$\phi 12$	3 $\phi$	-15 VDC
$m_B$	$\phi 11$	4 $\phi$	Make No Conn.
Common	$\phi 10$	5 $\phi$	X Offset Adj.
Make No Conn.	$\phi 9$	6 $\phi$	mA
Z Offset Adj.	$\phi 8$	7 $\phi$	Z Input


(BOTTOM VIEW)

General specifications for the Model 4302 Multifunction Converter are presented on this page. These specifications characterize the 4302 as a versatile three input multifunction converter.

The following pages are applications oriented to help you apply the 4302 to your particular circuit function need. These pages contain dedicated circuit configurations in order to produce the functions of: multiplication, division, exponentiation, square rooting, squaring, sine, cosine, arctangent, and vector algebra.

It is the purpose of this product data sheet to enable you to apply the 4302 to your analog conversion needs quickly and efficiently.

Many of the following circuit configurations using the 4302 require a reference voltage for scaling purposes. The reference voltage is shown to be +15 VDC (+15 VDC REF.) since in most cases the +15 VDC power source for the 4302 has sufficient time and temperature related stability to achieve the specified typical accuracies.




If the particular supplies which are available for powering the 4302 do not have the necessary stability for the required conversion accuracy, an additional +15 VDC precision supply may be required.

# MULTIPLIER/DIVIDER FUNCTIONS

## MULTIPLIER

In multiplier applications the 4302 provides high accuracy at a low cost. The 4302 accepts inputs up to +10 VDC and provides a typical accuracy of  $\pm 0.25\%$  of full scale.

FIGURE 1



(1) Set  $R_1$  so that with  $E_1 = E_2 = +10.00$  VDC,  $E_o = +10.00$  VDC.

Transfer Function	$E_o = + \frac{E_1 E_2}{10}$
<b>ACCURACY</b> Total Errors Typical at +25°C Maximum at +25°C (for input range) vs. Temperature Offset Errors ( $E_1 = E_2 = 0$ ) Output Offset (at 25°C) vs. Temperature	$\pm 25$ mV $\pm 50$ mV $\left\{ \begin{array}{l} 0.03V < E_1 < 10 V \\ 0.01 V < E_2 < 10 V \end{array} \right.$ $\pm 1$ mV/°C $\pm 10$ mV $\pm 0.2$ mV/°C
NOISE (10 Hz to 1 kHz)	100 $\mu$ V rms
<b>BANDWIDTH (<math>E_1, E_2</math>)</b> Small Signal (-3 dB) Full Output	500 kHz 60 kHz


## DIVIDER

As a divider, the 4302 outperforms many of the multiplier/dividers on the market at a much lower cost. In the divider configuration the 4302 boasts a typical conversion accuracy of  $\pm 0.25\%$  of full scale.

Transfer Function	$E_o = +10 (E_1/E_3)$
<b>ACCURACY</b> Total Errors Typical at +25°C Maximum at +25°C (for $E_1 < E_3$ and input range) vs. Temperature Offset Errors ( $E_1 = 0, E_3 = +10$ V) Output Offset (at 25°C) vs. Temperature	$\pm 25$ mV $\pm 50$ mV $\left\{ \begin{array}{l} 0.03V < E_1 < 10 V \\ 0.1 V < E_3 < 10 V \end{array} \right.$ $\pm 1$ mV/°C $\pm 10$ mV $\pm 1$ mV/°C
NOISE (10 Hz to 1 kHz) $E_3 = +10$ V $E_3 = +0.1$ V	100 $\mu$ V rms 300 $\mu$ V rms
<b>BANDWIDTH (<math>E_1, E_3</math>)</b> Small Signal (-3 dB) Full Output ( $E_3 = +10$ V)	500 kHz 60 kHz

\* The input voltage may be extended below 0.03V by connecting a 0.047  $\mu$ F capacitor between pins 11 and 5, causing a slight reduction in bandwidth. (Multiply and Divide Modes).

FIGURE 2




NOTES:

- Set  $R_1$  so that with  $E_1 = E_3 = +10.00$  VDC,  $E_o = +10.00$  VDC.
- Set  $R_2$  so that with  $E_1 = E_3 = +0.10$  VDC,  $E_o = +10.00$  VDC.
- Set  $R_3$  so that with  $E_1 = +0.01$  VDC and with  $E_3 = +0.10$  VDC,  $E_o = +1.00$  VDC.
- Repeat steps 1 through 3 as necessary to achieve the specified output voltages.

## EXPONENTIAL FUNCTIONS

Model 4302 may be used as exponentiator over a range of exponents from 0.2 to 5. The exponents 0.5 and 2, square rooting and squaring respectively, are often used functions and are treated below. Other values of exponents (m) may be useful in terms of linearization of nonlinear functions or simply for producing the mathematical conversions. Characteristics of  $m = 0.2$  and  $m = 5$  are presented on the right. For other values of m the curves presented in Figure 3 may be used to interpolate the error for a unspecified value of m.

Transfer Function	$E_o = 10 \left( \frac{E_1}{10} \right)^m$
<b>Total Conversion Error (typical)</b> $m = 0.2$ 0.5 VDC $< E_1 < 10$ VDC 0.1 VDC $< E_1 < 0.5$ VDC $m = 5$ 1.0 VDC $< E_1 < 10$ VDC Exponent Range (continuous) Input Voltage Range Output Voltage Range	$\pm 2$ mVDC $\pm 25$ mVDC $\pm 15$ mVDC $0.2 < m < 5$ 0 to +10 VDC 0 to +10 VDC




Exponentiator Transfer Characteristics

**NOTES:**

- (1) Connect a 100 Ω potentiometer as shown in Figure 4 for either roots (0.2 < m < 1) or powers (1 < m < 5).
- (2) Set R<sub>1</sub> so that with E<sub>1</sub> = +10.00 VDC, E<sub>0</sub> = +10.00 VDC.
- (3) Select a +DC voltage level (E<sub>1</sub>) such that the output voltage (E<sub>0</sub>), as acted upon by the desired exponent, will not exceed +10.00 VDC. A level which is mid-range for input values of interest is an appropriate one to use. Set R<sub>2</sub> so that the output voltage (E<sub>0</sub>) is the value expected for the chosen values of input (E<sub>1</sub>) and exponent (m).

**FIGURE 4**



- (4) Repeat steps (2) through (4) as necessary.

\* When taking roots of smaller input levels, a modified transfer equation  $[E_0 = (10E_1)^m]$  will provide improved conversion accuracy. To achieve this transfer function: 1) apply a +1.5 VDC REF in place of the +15 VDC REF shown in Figure 4., 2) make R<sub>3</sub> a 1.40 MΩ resistor, and rearrange R<sub>1</sub> and R<sub>3</sub> as 1.5VDC REF and 3) follow all notes except in note (2) apply +0.10VDC to pin 7 to set R<sub>1</sub> to E<sub>0</sub> = +1.00VDC.

# SQUARE ROOT


As a Square Rooter (m = 0.5), the 4302 provides a typical total conversion accuracy of ±0.07%. Refer to Figure 5 and notes for connections and adjustments respectively.

Transfer Function	$E_0 = 10 \sqrt{\frac{E_1}{10}}$
<b>Total Conversion Error (Typical)</b>	
0.5 VDC < E <sub>1</sub> < 10 VDC	±7 mV
0.02 VDC < E <sub>1</sub> < 0.5 VDC	±55 mV
<b>Input Voltage Range</b>	0 to +10 VDC
<b>Output Voltage Range</b>	0 to +10 VDC

**NOTES:**

- (1) Connect pins 12, 11, and 6 together. Set R<sub>1</sub> such that with E<sub>1</sub> = +10.00 VDC; E<sub>0</sub> = +10.00 VDC.
- (2) Connect 100 Ω resistors as shown in Figure 5.
- (3) For greater conversion accuracy, R<sub>2</sub> & R<sub>3</sub> may be replaced by a potentiometer as shown in Figure 4.

**FIGURE 5**



# SQUARE


Configured as a Square Function Converter (m = 2), the 4302 produces high conversion accuracies of typically 0.03%. Please refer to Figure 6 and accompanying notes.

Transfer Function	$E_0 = 10 \left(\frac{E_1}{10}\right)^2$
<b>Total Conversion Error (typical)</b>	
0.1 VDC < E <sub>1</sub> < 10 VDC	±3 mV
<b>Input Voltage Range</b>	0 to +10 VDC
<b>Output Voltage Range</b>	0 to +10 VDC

**NOTES:**

- (1) Set R<sub>1</sub> such that with E<sub>1</sub> = +10.00 VDC, E<sub>0</sub> = +10.00 VDC.
- (2) Connect 100 Ω resistors as shown in Figure 6.
- (3) For greater conversion accuracy R<sub>2</sub> & R<sub>3</sub> may be replaced by a potentiometer as shown in Figure 4.

**FIGURE 6**



# TRIGONOMETRIC FUNCTIONS


## SINE

Sine functions can be accurately generated from input voltage levels representing angular displacement from 0 to 90°. Model 4302 configured as in Figure 7 will produce the sine power series approximations with modified coefficients to typically better than ±0.5% of full scale. In this circuit, the 4302 is scaled so that when  $\theta = 0$ ,  $E_O = 0$  VDC, and when  $\theta = 90$ ,  $E_O = 10$  VDC.

### NOTES:

- (1) Adjust  $R_4$  if needed so that  $E_1 < 1$  mVDC when  $E_\theta = 0$ .
- (2) Adjust  $R_2$  so that  $E_1 = +0.8045$  VDC when  $E_\theta = +5.00$  VDC.
- (3) Adjust  $R_3$  so that  $E_1 = +5.709$  VDC when  $E_\theta = +10.00$  VDC.
- (4) Repeat steps (2) and (3) as necessary.

Transfer Function	$E_O = 10 \sin 9E_\theta$
Power Series Approximation	$E_O = 1.5708E_\theta - 1.5924 \left( \frac{E_\theta}{6.366} \right)^{2.827}$
Total Conversion Error (typical)	±50 mV
Input Voltage Range ( $0 < \theta < 90^\circ$ )	0 to +10 VDC
Output Voltage Range ( $0 < \sin \theta < 1$ )	0 to +10 VDC




## COSINE

Connected as in Figure 2, the Model 4302 will generate a cosine function of the input voltage. Typical accuracies of ±0.8% can be expected from this configuration.

### NOTES:

- (1) Adjust  $R_1$  so that  $E_O = +10.00$  VDC when  $E_\theta = 0$ .
- (2) Adjust  $R_2$  so that  $E_O = 0$  when  $E_\theta = +10.00$  VDC.

Transfer Function	$E_O = 10 \cos 9E_\theta$
Power Series Approximation	$E_O = 10 + 0.3652 E_\theta - 0.4276 E^2 1.504$
Total Conversion Error (typical)	±80 mV
Input Voltage Range ( $0 < \theta < 90^\circ$ )	0 VDC to +10 VDC
Output Voltage Range ( $1 < \cos \theta < 0$ )	+10 VDC to 0 VDC



# ARCTANGENT

Model 4302 and the associated circuitry shown below will produce the inverse tangent of a ratio. This application is particularly well suited to conversion from rectangular coordinates to polar coordinates where


$$E_{\theta} = \tan^{-1} \frac{E_y}{E_x}$$

The accuracy of conversion depends upon the levels of the input signals. Please refer to table at right.

**NOTE:**

(1) Set  $R_1$  so that with  $E_1 = E_2 = +10.00$  VDC,  $E_o = +4.500$  VDC  $\pm 1$  mVDC.

Transfer Function	$E_o = \tan^{-1} \left( \frac{ E_1 }{ E_2 } \right)$
Power Series Approximation	$E_o = \frac{\left( \frac{ E_1 }{ E_2 } \right)^{1.2125}}{1 + \left( \frac{ E_1 }{ E_2 } \right)^{1.2125}} (90^\circ)$
Total Conversion Error $2 < E_1, E_2 < 10$ VDC $0.1 < E_1, E_2 < 2$ VDC $0.03 < E_1, E_2 < 0.1$ VDC Input Voltage Range ( $E_1, E_2$ ) Output Voltage Range $0 < E_{\theta} < 90^\circ$	$\pm 55$ m VDC $\pm 65$ m VDC $\pm 340$ m VDC $+0.01$ VDC to $+10$ VDC $0$ VDC to $+9$ VDC



# VECTOR MAGNITUDE FUNCTION

The model 4302 will produce the square root of the sum of the squares of two inputs. This function is companion to the arctangent of a ratio for the conversion of rectangular to polar coordinates.



Transfer Function	$E_o = \sqrt{E_1^2 + E_2^2}$
Input Voltage Range $E_1$ $E_2$	$0$ to $+10$ VDC $-10$ VDC to $+10$ VDC
(refer to notes 1 and 2)	
Output Voltage Range	$0$ to $+10$ VDC
Conversion Error	$\pm 7$ m VDC

**NOTES:**

1. Figure 10 shows one practical way to implement the transfer function  $E_o = \sqrt{E_1^2 + E_2^2}$  using 4302. It shows use of model 3501A op amp. Model 3501's rated output is  $\pm 10$ V. This limits the range of  $E_1$  and  $E_2$ , such that the conditions  $E_1 \leq \sqrt{100 - E_2^2}$  and  $|E_2| \leq (5 - E_1^2/20)$  and  $\sqrt{E_1^2 + E_2^2} \leq 10$  are always satisfied.

(a) The above conditions imply,  $0V \leq E_1 \leq 10V$  and  $-5V \leq E_2 \leq 5V$ .  
 (b) The above conditions also imply that for applications where  $E_1 = |E_2|$  the range would be limited to 4.142V max.

2. Use of model 3627 as shown in Figure 11 would directly substitute the eight 10kΩ resistors and the two model 3501A op amps. This would reduce the number of components needed to implement vector magnitude function and reduce overall cost.





## TRUE RMS-TO-DC CONVERTER

### FEATURES

- **LOW COST**
- **HIGH ACCURACY**  
 $\pm 0.3\text{mV} \pm 0.1\% \text{ Reading}$
- **HIGH INPUT IMPEDANCE -  $5\text{k}\Omega$**
- **HERMETIC METAL PACKAGE**

### DESCRIPTION


The Burr-Brown Model 4340 is a true rms-to-DC converter featuring high performance, low cost, and a small hermetic package. The 4340 will compute the true rms value of a variety of signals applied to the input. The input signal may consist of complex AC waveforms as well as a DC voltage level. The output of the 4340 is a DC voltage, the amplitude of which is equal to the rms value of the input voltage.

The 4340 will accept input voltages from 0 to  $\pm 10\text{V}$  over a wide input frequency range. The conversion accuracy of the 4340 is specified in terms of error in millivolts plus a percent of reading, as a function of input signal level over an input frequency range.

The 4340 has an input impedance of  $5\text{k}\Omega$  and an

output impedance of  $1\Omega$ . This product will supply up to 5mA of output current at a voltage of +10VDC. The input is fully protected for conditions of overvoltage up to the supply voltage. The output will withstand short-circuit to power supply common for an indefinite period of time.

The specified unadjusted performance characteristics of the 4340 are shown in the Electrical Specifications. Provision for the external adjustment of gain, voltage offset, DC reversal error, and frequency response performance allow the user to improve upon the specified conversion accuracies to the degree required by the user's application.




# SPECIFICATIONS

# MECHANICAL

<b>ELECTRICAL</b>	
Typical at 25°C with rated power supplies unless otherwise noted.	
<b>MODEL</b>	4340
<b>TRANSFER FUNCTION</b>	$E_o (DC) = \sqrt{E_{in}^2}$
<b>INPUT</b> Peak Voltage Absolute Maximum Voltage Impedance	$\pm 10VDC$ $\pm Supply$ $5k\Omega$
<b>OUTPUT</b> Voltage Current, min Impedance	$0$ to $+10VDC$ $+5mA$ $1\Omega$
<b>CONVERSION ACCURACY</b> Total Unadjusted Error, max Input: 10mV, rms to 7V, rms Input: 100Hz to 10kHz sine wave* Total Adjusted Error** Input: 10mV, rms to 7V, rms Input: 50Hz to 20kHz*	$\pm 2mV \pm 0.2\%$ Reading $\pm 0.3mV \pm 0.1\%$ Reading
<b>STABILITY</b> Accuracy vs Temperature Accuracy vs Supply	$\pm 0.001\%$ of FSR plus $\pm 0.01\%$ of reading per °C $\pm 0.001\%$ of FSR plus $\pm 0.01\%$ of reading per %ΔV
<b>TEMPERATURE RANGE</b> Operating Storage	$-25^\circ C$ to $+85^\circ C$ $-55^\circ C$ to $+125^\circ C$
<b>POWER REQUIREMENTS</b> Rated Voltage Voltage Range Quiescent Current	$\pm 15VDC$ $\pm 14VDC$ to $\pm 16VDC$ $\pm 12mA$

NOTE:  
Leads in true position within .010" (.25mm) R @ MMC at seating plane.



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.860	.880	21.84	22.35
B	.490	.510	12.45	12.95
C	.170	.250	4.32	6.35
D	.016	.021	0.41	0.53
G	.100 BASIC		2.54 BASIC	
H	.115	.165	2.92	3.94
K	.150	.300	3.81	7.62
L	.300 BASIC		7.62 BASIC	
R	.080	.120	2.03	3.05

Pin material and plating composition meet method 2003 (solderability) of MIL-STD-883 (except for paragraph 3.2.1).

# PIN CONNECTIONS





FIGURE 1. Functional Block Diagram of Model 4340.



**4341**

## **Low Cost TRUE RMS-TO-DC CONVERTER**

### **FEATURES**

- **LOW COST**
- **HIGH ACCURACY**  
 $\pm 0.2\%$   $\pm 2\text{mV}$
- **HIGH RELIABILITY**  
Hybrid construction

### **DESCRIPTION**

The Burr-Brown Model 4341 RMS-to-DC Converter features low cost without sacrificing performance. The 4341 computes a DC voltage proportional to the true rms value of signals which may be complex waveforms, DC levels, or a combination of both.

The input and output are fully protected against overvoltages and short circuits. Provisions for the external adjustment of gain, offset voltage, DC-reversal error, and frequency response make the 4341 versatile enough to fill the majority of your applications.




FIGURE 1. Simplified Schematic.

## THEORY OF OPERATION

The true rms value of a time-varying signal  $E(t)$  over a time period  $T$  is

$$E_{rms} = \sqrt{1/T \int T/o [E(t)]^2 dt}$$

The required operations are squaring, averaging and square rooting. A simplified schematic diagram of the 4341 is shown in Figure 1. The A1 circuit produces a current  $i_1$  which is proportional to the rectified input voltage. The A2 circuit is a logarithmic amplifier which produces a voltage proportional to  $2 \log E_{in}$  or  $\log E_{in}^2$ . The logarithmic gain of the A2 circuit is derived from the inherent exponential characteristics of transistor junctions. By using proprietary monolithic components, the circuit provides an accurate log function over many decades which is relatively insensitive to temperature variations. Amplifier A4 uses the same techniques as A2 to generate  $\log E_{out}$ .

Transistor Q1 produces a collector current  $i_2$  proportional to the antilog of its base-emitter voltage such that

$$i_2 \propto \log^{-1}(\log E_{in}^2 - \log E_{out}) \\ = \log^{-1}(\log E_{in}^2 / E_{out}) = E_{in}^2 / E_{out}$$

The A3 circuit which contains the external capacitor takes the time average of the  $i_2$  signal and produces  $E_{out}$  which is directly proportional to the rms value of  $E_{in}$ .

Figures 2 and 3 show the effects of the external filter capacitor on ripple magnitude and response time. As the frequency of the input approaches DC, the 4341 begins to act like a full wave rectifier such that the output is the absolute value of the input. While the 4341 will accurately convert DC input voltages, the averaging capacitor must be made very large to minimize ripple at low frequencies.

# ELECTRICAL SPECIFICATIONS

Typical at 25°C with rated supply voltages, unless otherwise noted.

<b>MODEL</b>	4341
<b>TRANSFER FUNCTION</b>	$I_{in}(DC) = 1/\sqrt{T} \int T_o E_m^2(t) dt$
<b>INPUT</b>	
Peak Operating Voltage	±10V
Absolute Maximum Voltage	±Supply
Impedance	5kΩ
<b>OUTPUT</b>	
Voltage	0 to +10V
Current	+5mA, min
Resistance	1Ω, max
<b>BANDWIDTH</b>	
±1% of Theoretical Output	80kHz
-3dB	450kHz
<b>CONVERSION ACCURACY<sup>(1)</sup></b>	
Input: 500mV, rms to 5.0V, rms	±0.5% of Reading, max <sup>(1)</sup>
Input: DC to 10kHz Sine Wave	
Input: 10mV, rms to 7V, rms	
Input: DC to 20kHz	
<b>STABILITY</b>	
Accuracy vs. Temperature	±0.1mV ±0.01% of Reading/°C
Accuracy vs. Supply Voltage	±0.1mV ±0.01% of Reading/% of Supply Voltage Change
<b>TEMPERATURE RANGE</b>	
Operating	-25°C to +85°C
Storage	-55°C to +125°C
<b>POWER REQUIREMENTS</b>	
Rated Voltage	±15VDC
Voltage Range	±14VDC to ±16VDC
Quiescent Current	±12mA, typ./±24mA, max

## NOTES:

- After standard trim procedure (see below).
- Model 4341 will convert DC inputs. Lower frequency AC inputs require a large value of averaging capacitor to minimize ripple at output. (see Figure 2).
- After expanded trim procedure, see page 4.


Row Spacing: 7.6mm (0.30")

Weight: 3.4 grams (0.12 oz.)

Connector: 14-Pin DIP 0145MC

Pin material and plating composition conform to Method 208 (solderability) of Mil-Std-202.

# MECHANICAL



Row Spacing: 7.6mm (0.30")

Weight: 3.4 grams (0.12 oz.)

Connector: 14-Pin DIP  
0145MC

Pin material and plating composition conform to Method 208 (solderability) of Mil-Std-202.

# STANDARD TRIM PROCEDURE

If the 4341 is used to measure sine waves or distorted sine waves, only two trims are needed to achieve an accuracy of ±0.5% of reading from 500mV, rms to 5V, rms up to 10kHz. Refer to Figure 1.

- Set  $E_{in} = 5.000V$ , rms ±0.02% and adjust R1 such that  $E_o = 5.000VDC \pm 2mV$ .
- Set  $E_{in} = 500mV$ , rms ±0.02% and adjust R2 such that  $E_o = 500mVDC \pm 0.2mV$ .
- Repeat Step 1.

## CHOOSING THE AVERAGING CAPACITOR

A single-pole low-pass RC filter provides the averaging function. The time constant is  $1/2 RC$  where  $R$  is  $10k\Omega$  when the 4341 is adjusted for unity gain. To select the best value of  $C$ , make a tradeoff between output ripple and response time. Figure 2 shows the ripple magnitude vs. frequency for several typical values of capacitor. Response time vs. capacitor value is shown in Figure 3. (Note that rise times and fall times are different for the same value of capacitor).




FIGURE 2. Output Ripple Magnitude vs. Input Signal Frequency.

While the ripple magnitude for signals other than sine waves can be analytically determined, it is tedious. The fastest method of choosing  $C$  is to apply a representative input signal and observe the output for various value of  $C$ .  $C$  can be 100's of microfarads, but should have a leakage current less than  $0.1\mu A$  to minimize gain errors. With very large values of  $C$ , the input signals with frequencies approaching DC level could be averaged. Since the output is always a positive voltage,  $C$  can be polar capacitor.




FIGURE 3. Response Time vs. Value of Averaging Capacitor.

## EXPANDED TRIM PROCEDURE FOR GREATER ACCURACY

If the 4341 is used in applications to measure complex waveforms, the following expanded trim procedure is recommended. (Refer to Figure 4).

First set all potentiometers at mid turn position.

1. DC Reversal Error - Apply  $+10.000V \pm 1mV$  and  $-10.000V \pm 1mV$  to  $E_{in}$  alternatively, adjust  $R5$  such that  $E_o$  readings are the same  $\pm 2mV$ .
2. Gain Adjustment - Apply  $E_{in} = +10.000VDC \pm 1mV$ , adjust  $R1$  such that  $E_o = +10.000VDC \pm 1mV$ .
3. Input Offset - Apply  $+10.0mV \pm 0.1mV$  and  $-10.0mV \pm 0.1mV$  to  $E_{in}$ , adjust  $R4$  such that  $E_o$  readings are the same  $\pm 0.1mV$ .
4. Offset - Ground  $E_{in}$ , adjust  $R3$  such that  $E_o = 0 \pm 0.1mV$ . Repeat Step (3).
5. Low Level Accuracy - Apply  $E_{in} = +10.0mV \pm 0.1mV$ , adjust  $R2$  such that  $E_o = +10.0mV \pm 0.1mV$ .




FIGURE 4. Expanded Trim Procedure (High Accuracy Applications).

### NONUNITY GAINS

Gain values greater than unity can be achieved by inserting resistor  $R_x$  between pin 5 and pin 6.  $R_x = (A^2 - 1) \times 10k + 2k$  where  $A$  is the desired value of gain ( $1 < A \leq 10$ ). ( $R_x$  is in ohms).



**4423**

## **PRECISION QUADRATURE OSCILLATOR**

### **FEATURES**

- **SINE AND COSINE OUTPUTS**
- **RESISTOR-PROGRAMMABLE FREQUENCY**
- **WIDE FREQUENCY RANGE: 0.002Hz to 20kHz**
- **LOW DISTORTION: 0.2% max up to 5kHz**
- **EASY ADJUSTMENTS**
- **SMALL SIZE**
- **LOW COST**

### **DESCRIPTION**

The Model 4423 is a precision quadrature oscillator. It has two outputs 90 degrees out of phase with each other, thus providing sine and cosine wave outputs available at the same time. The 4423 is resistor programmable and is easy to use. It has low distortion (0.2% max up to 5kHz) and excellent frequency and amplitude stability.

The Model 4423 also includes an uncommitted operational amplifier which may be used as a buffer, a level shifter, or as an independent operational amplifier. The 4423 is packaged in a versatile, small, low-cost DIP package.

# SPECIFICATIONS

Specifications typical at 25°C and ±15VDC  
Power Supply Unless Otherwise Noted.


ELECTRICAL				
	MIN	TYP	MAX	UNITS
<b>FREQUENCY</b>				
Initial Frequency (no adjustments)	20.0k	20.5	21.0k	Hz
Frequency Range (using 2 R's only)	2k		20k	Hz
Frequency Range (using 2 R's and 2 C's)	.0002		20k	Hz
Accuracy of Frequency Equation*		±1	±5	%
Stability vs Temperature		±50	±100	ppm/°C
Quadrature Phase Error		±0.1		degree
<b>DISTORTION</b>				
Sine Output (pin 1)				
0.002Hz to 5kHz			0.2	%
5kHz to 20kHz			0.5	%
Cosine Output (pin 7)				
0.002Hz to 5kHz		0.2		%
5kHz to 20kHz		0.8		%
Distortion vs Temperature		0.015		%/°C
<b>OUTPUT</b>				
Amplitude (Sine)				
At 20 kHz	6.5	7	7.5	V rms
vs Temperature		0.05		%/°C
vs Supply		0.4		V/V
Output Current	1.5	5		mA
Output impedance			1	Ω
<b>UNCOMMITTED OP AMP</b>				
Input Offset Voltage		1.5		mV
Input Bias Current		275		nA
Input Impedance		1		MΩ
Open Loop Gain		90		dB
Output Current	5			mA
<b>POWER SUPPLY</b>				
Rated Supply Voltage		±15		VDC
Supply Voltage Range	±12		±18	VDC
Quiescent Current		±9	±18	mA
<b>TEMPERATURE RANGE</b>				
Specifications	0		+70	°C
Operation	-25		+85	°C
Storage	-55		+125	°C

\* May be trimmed for better accuracy.

## PIN CONNECTIONS

- |                                   |                               |
|-----------------------------------|-------------------------------|
| 1. E <sub>1</sub> , Sine Output   | 8. Frequency Adjustment       |
| 2. Frequency Adjustment           | 9. -V <sub>CC</sub> , -15VDC  |
| 3. Frequency Adjustment           | 10. +V <sub>CC</sub> , +15VDC |
| 4. +In, Uncommitted Op Amp        | 11. Common                    |
| 5. -In, Uncommitted Op Amp        | 12. Frequency Adjustment      |
| 6. Output, Uncommitted Op Amp     | 13. Frequency Adjustment      |
| 7. E <sub>2</sub> , Cosine Output | 14. Frequency Adjustment      |

## MECHANICAL



ROW SPACING - 7.6 (0.300")  
WEIGHT - 3.4 gms (0.12 oz)  
CONNECTOR - 14 pin DIP connector

Pin material and plating composition conform to method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).




FIGURE 1. Equivalent Circuit.



# TYPICAL PERFORMANCE CURVES




FIGURE 2.




FIGURE 3.




FIGURE 4.

## EXTERNAL CONNECTIONS

### 1. 20 kHz Quadrature Oscillator

The 4423 does not require any external component to obtain a 20 kHz quadrature oscillator. The connection diagram is as shown in Figure 5.




FIGURE 5.

### 2. Resistor Programmable Quadrature Oscillator

For resistor programmable frequencies in the 2 kHz to 20 kHz frequency range, the connection diagram is shown in Figure 6. Note that only two resistors of equal value are required. The resistor R can be expressed by,

$$R = \frac{3.785f}{42.05 - 2f} \quad , \quad R \text{ in k}\Omega$$

$f \text{ in kHz}$




FIGURE 6.

### 3. Quadrature Oscillator Programmable to 0.002 Hz

For oscillator frequencies below 2000 Hz, use of two capacitors of equal value and two resistors of equal value as shown in Figure 7 is recommended. Connections shown in Figure 7 can be used to get oscillator frequency in the 0.002 Hz to 20 kHz range.

The frequency  $f$  can be expressed by:

$$f = \frac{42.05 R}{(C + 0.001)(3.785 + 2R)}$$

where,  $f$  is in Hz  
 $C$  is in  $\mu\text{F}$   
 and  $R$  is in  $\text{k}\Omega$




FIGURE 7.

For best results, the capacitor values shown in Table I should be selected with respect to their frequency ranges.

$f$	20 kHz to 2 kHz	2 kHz to 200 Hz	200 Hz to 20 Hz
$C$	0	$0.01\mu\text{F}$	$0.1\mu\text{F}$
20 Hz to 2 Hz	2 Hz to 0.2 Hz	0.2 Hz to 0.02 Hz	0.02 Hz to 0.002 Hz
$1\mu\text{F}$	$10\mu\text{F}$	$100\mu\text{F}$	$1000\mu\text{F}$

TABLE I.

After selecting the capacitor for a particular frequency the value of the required resistor can be obtained by using the resistor selection curve shown in Figure 8 or by the expression:

$$R = \frac{3.785f(C + 0.001)}{42.05 - 2f(C + 0.001)}$$

where,  
 $R$  is in  $\text{k}\Omega$   
 $f$  is in Hz  
 and  $C$  is in  $\mu\text{F}$




FIGURE 8.

The curves shown in Figure 8 are provided only as a nomographic design aid. The selection of capacitor values is not limited to the values shown in Figure 8. Any suitable combination of R and C values which satisfies the expression relating R, F and C as shown above, would work satisfactorily with the 4423.

#### NOTES ON TYPES OF CAPACITORS TO USE:

There are various kinds of capacitors available for use. There are polarized, also known as DC capacitors and non-polarized, also known as AC capacitors available. Of these two types, the polarized capacitors cannot be used with 4423 to set the frequencies.

Commonly available non-polarized capacitors include NPO ceramic, silver mica, teflon, polystyrene, polycarbonate, mylar, ceramic disc etc. A comparison is shown in Table II.

	Capacitance Range ( $\mu\text{F}$ )	Temperature Coefficients ppm $^{\circ}\text{C}$	Dissipation Factor (%)
NPO Ceramic	5pF - 0.1 $\mu\text{F}$	30	0.05
Silver Mica	5pF - 0.047 $\mu\text{F}$	60	0.05
Teflon	0.001 - 100 $\mu\text{F}$	200	0.01
Polystyrene	0.001 - 500 $\mu\text{F}$	100	0.03
Polycarbonate	0.001 - 1000 $\mu\text{F}$	90	0.08
Metalized Teflon	0.001 - 100 $\mu\text{F}$	60	0.1
Metalized Polycarbonate	0.001 - 1000 $\mu\text{F}$	10	0.4
Mylar	0.001 - 1000 $\mu\text{F}$	700	0.7
Metalized Mylar	0.001 - 2000 $\mu\text{F}$	700	1
Ceramic Disc	5pF - 0.5 $\mu\text{F}$	10,000	3

TABLE II.

For use with the 4423 oscillator, the choice of capacitors depends mainly on the user's application, error budget and cost budget. Note that the specifications of 4423 do not include the error contribution of the external components. The errors sourced by external components normally have to be added to the 4423 specifications.

As a general selection criteria we recommend the use of the above table. Start from the top of the list in the above table. If the capacitor is found unsuitable due to it being too large in size, too expensive, or is not easily available, then move down in the list for the next best selection. In any case do not choose or use any capacitors with dissipation factors greater than 1%. Such a capacitor would stop 4423 oscillation.

#### DISSIPATION FACTOR (DF)

A capacitor can be modeled by an ideal capacitor in parallel with an internal resistor whose value depends on its dissipation factor (DF). Mathematically, the internal resistor R is given by,

$$R = \frac{1}{2\pi f C(DF)}$$

where R is in  $\Omega$ , f is the Hz, and C is in farads.

For example, the DF of ceramic disc capacitors is of the order of 3%, which for a 0.01  $\mu\text{F}$  capacitor would look like having an internal resistor of 530k $\Omega$  at 1 kHz. The 530 k $\Omega$  value resistor is small enough to stop the 4423 oscillator from oscillating.

Some capacitor manufacturers use the terms "Power Factor" (PF) or "Q Factor" (Q) instead of the term "Dissipation Factor". These terms are similar in meaning and are mathematically related by,

$$(PF) = \frac{(DF)}{\sqrt{1 + (DF)^2}} ; Q = \frac{1}{(DF)}$$

#### OSCILLATION AMPLITUDE


It takes a finite time to build up the amplitude of the oscillation to its final full scale value. There is a relationship between the amplitude build-up time and the frequency. The lower the frequency, the longer the amplitude build-up time. For example, typically it takes 250 seconds at 1 Hz, 30 seconds at 10 Hz, 4 seconds at 100 Hz, 400 milliseconds at 1 kHz, and 40 milliseconds at 10 kHz oscillator frequencies.

There are two methods available to shorten this normal amplitude build-up time. But there is also a relationship between the amplitude build-up time and distortion at final amplitude value. When the amplitude build-up time is shortened, the distortion can get worse.

One method to shorten the amplitude build-up time is to connect a resistor between pin 3 and pin 14. The lower this resistor is the shorter will be the time to build up amplitude of the oscillation, and worse will be the distortion of the output waveform. For example, a 100k $\Omega$  resistor would shorten the amplitude build up time from 15 seconds to 1 second at 20 Hz frequency, but the distortion could be degraded from typically 0.05% to 0.5%.

The other method is to momentarily insert a 1k $\Omega$  resistor via a reset switch between pin 3 and pin 14. The amplitude of oscillation is built up instantaneously when the reset switch is pushed. There will be no degradation of distortion with this method since the 1k $\Omega$  resistor does not remain in the circuit continuously.

# ANALOG-TO-DIGITAL CONVERTERS



The Burr-Brown analog-to-digital converter product line has a broad range of devices that enable the user to select the performance and price range ideally suited for the application. The high-performance 12-bit ADC80, which converts to 12-bit accuracy in  $25\mu\text{sec}$ , was originated by Burr-Brown in 1975 and has become an industry standard. The recently introduced ADC803 is a 12-bit,  $1.5\mu\text{sec}$  conversion time A/D converter that multiplies your system's throughput capabilities at the best price/performance ratio available. A high-resolution converter, the ADC76, converts 16 bits to  $\pm 0.003\%$  absolute accuracy in only  $15\mu\text{sec}$  and is packaged in a 32-pin triple-wide dual-in-line package. Other performance categories are high-temperature (up to  $+200^\circ\text{C}$ ), and total harmonic distortion for digital recording of audio.

All devices are totally complete and fully specified, and have a track record of high reliability proven both in the field as well as in internal qualification testing.

## ANALOG-TO-DIGITAL CONVERTERS FOR INDUSTRIAL APPLICATIONS

These designs meet your most demanding applications. The successive approximation conversion technique permits 12-bit conversion times as short as 1 $\mu$ sec (ADC803CM), as well as the lowest cost 25 $\mu$ sec industry standard ADC80 and ADC574A and the 10 $\mu$ sec ADC84/85.

Other Burr-Brown industry standard high resolution A/D converters, ADC71 and ADC76, have recently been improved by utilizing higher levels of integration. This increases the reliability of the

## SELECTION GUIDE

products and lowers their cost dramatically. This price/performance breakthrough opens the door to broad new application areas.

Burr-Brown has recently introduced a new standard of performance and packaging for 12-bit, 10MHz sampling rate, A/D converters with model ADC600K. As with most Burr-Brown developments, the ADC600K combines lower cost with performance improvements for maximum user benefit.

12-BIT ANALOG-TO-DIGITAL CONVERTERS										
Description	Model <sup>(1)</sup>	Resolution (Bits)	Conversion Time, max ( $\mu$ sec)	Linearity Error, max (% of FSR)	Gain Drift, max (ppm/ $^{\circ}$ C)	Zero Drift, max (ppm FSR/ $^{\circ}$ C)	Input Ranges (V)	Temp Range <sup>(2)</sup>	Package	Page
Micro-Processor Interface, Low Cost, 574 Compatible	ADC574AJH	12	25	$\pm 0.024$	$\pm 45^{(3)}$	$\pm 10U, \pm 10B^{(4)}$	$\pm 5, \pm 10, +10, +20$	Com	{ 24-pin DIP, Hermetic, Ceramic,	5-80
	ADC574AKH	12	25	$\pm 0.012$	$\pm 25^{(3)}$	$\pm 5U, \pm 5B^{(4)}$		Com		5-80
	ADC574ASH	12	25	$\pm 0.024$	$\pm 50^{(3)}$	$\pm 5U, \pm 10B^{(4)}$		MIL		5-80
	ADC574ATH	12	25	$\pm 0.012$	$\pm 25^{(3)}$	$\pm 2.5U, \pm 5B^{(4)}$		MIL		5-80
Low Cost, ADC80 Compatible	ADC674AJH	12	15	$\pm 0.024$	$\pm 45^{(3)}$	$\pm 10U, \pm 10B^{(4)}$	$\pm 5, \pm 10, +10, +20$	Com	{ 24-pin DIP, Hermetic, Ceramic	5-93
	ADC674AKH	12	15	$\pm 0.012$	$\pm 25^{(3)}$	$\pm 5U, \pm 5B^{(4)}$		Com		5-93
	ADC674ASH	12	15	$\pm 0.024$	$\pm 50^{(3)}$	$\pm 5U, \pm 10B^{(4)}$		MIL		5-93
	ADC674ATH	12	15	$\pm 0.012$	$\pm 25^{(3)}$	$\pm 2.5U, \pm 5B^{(4)}$		MIL		5-93
Low Cost, ADC80 Compatible	ADC80H-AH-12, (Q)	12	25	$\pm 0.012$	$\pm 30$	$\pm 3U$ typ, $\pm 15B^{(5)}$	$\pm 2.5, \pm 5, \pm 10, +5, +10$	Ind	32-pin DIP, Hermetic, Ceramic	5-84
Standard ADC80	ADC80AG-12	12	25	$\pm 0.012$	$\pm 30$	$\pm 3U$ typ, $\pm 15B^{(5)}$	$\pm 2.5, \pm 5, \pm 10, +5, +10$	Ind	32-pin DIP, Hermetic	5-56
High Speed	ADC84KG-12	12	10	$\pm 0.012$	$\pm 30$	$\pm 3U, \pm 15B$ typ <sup>(5)</sup>	$\pm 2.5, \pm 5, \pm 10, +5, +10$	Com	32-pin DIP,	5-72
High Speed, Low Drift	ADC85-12, (Q)	12	10	$\pm 0.012$	$\pm 15$	$\pm 3U, \pm 7B$ typ <sup>(5)</sup>	$\pm 2.5, \pm 5, \pm 10, +5, +10$	Ind	32-pin DIP, Hermetic, Metal	5-72
Serial Output, Small Package	ADC804BH, (Q)	12	17	$\pm 0.012$	$\pm 30$	$\pm 3U, \pm 15B$ typ <sup>(5)</sup>	$\pm 2.5, \pm 5, \pm 10, +5, +10$	Ind	32-pin DIP, Hermetic, Ceramic	5-114
	ADC804SH, (Q)	12	17	$\pm 0.012$	$\pm 30$	$\pm 3U, \pm 15B$ typ <sup>(5)</sup>	$\pm 2.5, \pm 5, \pm 10, +5, +10$	Ind		5-114
Very High Speed	ADC803BM, (Q)	12	1.5	$\pm 0.020$	$\pm 30$	$\pm 7U, \pm 10B^{(5)}$	$\pm 5, \pm 10, -10$	Ind	{ 32-pin DIP, Hermetic, Metal	5-102
	ADC803CM, (Q)	12	1.5	$\pm 0.015$	$\pm 30$	$\pm 7U, \pm 10B^{(5)}$	$\pm 5, \pm 10, -10$	Ind		5-102
	ADC803SM, (Q)	12	1.5	$\pm 0.015$	$\pm 30$	$\pm 7U, \pm 10B^{(5)}$	$\pm 5, \pm 10, -10$	MIL		5-102
Wide Temp. -55 $^{\circ}$ C to +200 $^{\circ}$ C	ADC10HT	12	50	$\pm 0.012$	$\pm 35$	$\pm 2U, \pm 35B^{(5)}$	$\pm 5, \pm 10, +10, +20$	-55 $^{\circ}$ C to +200 $^{\circ}$ C	28-pin DIP, Hermetic, Ceramic	5-3

ULTRA-HIGH SPEED CONVERTERS										
Analog-to-Digital	Model	Resolution (Bits)	Linearity Error, max (LSB)	Gain Drift, typ (ppm/ $^{\circ}$ C)	Zero Drift, typ (ppm FSR/ $^{\circ}$ C)	Harmonic Distortion, DC to 1MHz	Sampling Rate	Temp Range <sup>(1)</sup>	Package	Page
Ultra-High Speed	ADC600K	12	1.25	$\pm 30$	$\pm 50$	70dB below FSR	10MHz	Com	Module	5-89

16-BIT ANALOG-TO-DIGITAL CONVERTERS										
Description	Model <sup>(1)</sup>	Resolution (Bits)	Conversion Time, max ( $\mu$ sec)	Linearity Error, max (% of FSR)	Gain Drift, max (ppm/ $^{\circ}$ C)	Zero Drift, max (ppm FSR/ $^{\circ}$ C)	Input Ranges (V)	Temp Range <sup>(2)</sup>	Package	Page
High Resolution, High Accuracy	ADC73J	16	170	$\pm 0.0015$	$\pm 10$	$\pm 2U, \pm 5B^{(4)}$	$\pm 5, \pm 10, +10, +20$	Com	Module	5-29
	ADC73K	16	170	$\pm 0.00075$	$\pm 10$	$\pm 2U, \pm 5B^{(4)}$		Com		5-29
	ADC731J	16	170	$\pm 0.0015$	$\pm 10$	$\pm 2U, \pm 5B^{(4)}$	$\pm 5, \pm 10, +10, +20$	Com		5-29
High Resolution, Industry Standard Pinout	ADC71JG	16	50	$\pm 0.006$	$\pm 15$	$\pm 4U, \pm 10B^{(5)}$	$\pm 2.5, \pm 5, \pm 10, +5, +10, +20$	Com	{ 32-pin DIP, Ceramic	5-13
	ADC71KG	16	50	$\pm 0.003$	$\pm 15$	$\pm 4U, \pm 10B^{(5)}$		Com		5-13
High Resolution, Industry Standard Pinout	ADC72AM	16	50	$\pm 0.006$	$\pm 15$	$\pm 2U, \pm 10B^{(5)}$	$\pm 2.5, \pm 5, \pm 10, +5, +10, +20$	Ind	{ 32-pin DIP, Hermetic, Metal	5-21
	ADC72BM	16	50	$\pm 0.003$	$\pm 15$	$\pm 2U, \pm 10B^{(5)}$		Ind		5-21
	ADC72JM	16	50	$\pm 0.006$	$\pm 20$	$\pm 4U, \pm 10B^{(5)}$		Com		5-21
	ADC72KM	16	50	$\pm 0.003$	$\pm 20$	$\pm 4U, \pm 10B^{(5)}$		Com		5-21
Military	ADC76JG	16	15	$\pm 0.006$	$\pm 15$	$\pm 4U, \pm 10B^{(5)}$	$\pm 2.5, \pm 5, \pm 10, +5, +10, +20$	Com	{ 32-pin DIP, Ceramic	5-40
	ADC76KG	16	15	$\pm 0.003$	$\pm 15$	$\pm 4U, \pm 10B^{(5)}$		Com		5-40

NOTES: (1) "Q" indicates product available with screening for enhanced reliability. See High Reliability Screening, section 12. (2) Com = 0 to +70 $^{\circ}$ C, Ind = -25 $^{\circ}$ C to +85 $^{\circ}$ C, MIL = -55 $^{\circ}$ C to +125 $^{\circ}$ C. (3) Full Scale Drift. (4) U = Unipolar Zero Drift, B = Bipolar Offset Drift. For ADC574A and ADC674A only, Bipolar Offset is defined at Bipolar Zero; that is, at 0V = 1/2LSB, rather than the more conventional definition at -Full Scale + 1/2LSB. (5) U = Unipolar Zero Drift, B = Bipolar Offset Drift.

PCM ANALOG-TO-DIGITAL CONVERTERS									
Description	Model	Resolution (Bits)	Total Harmonic Distortion	Conversion Time, max ( $\mu$ sec)	Input Range (V)	Temp Range <sup>(1)</sup>	Dynamic Range (dB)	Package	Page
PCM Audio A/D Converter	PCM75KG	16	0.02% at -15dB	17	$\pm 2.5, \pm 5, \pm 10$	Com	90	32-pin DIP, Ceramic	5-122
	PCM75JG	14 <sup>(2)</sup>	0.05% at -15dB	15	$\pm 2.5, \pm 5, \pm 10$	Com	90		5-122

NOTES: (1) Com = 0 to +70 $^{\circ}$ C. (2) Can be operated at 16 bits.



# ADC10HT

## A Wide Temperature Range General Purpose 12-Bit ANALOG-TO-DIGITAL CONVERTER


### FEATURES

- -55° C to +200°C SPECIFICATIONS
- FULL 12-BIT RESOLUTION
- 50μsec MAX CONVERSION TIME
- NO MISSING CODES OVER FULL TEMPERATURE RANGE
- COMPLETE WITH INTERNAL CLOCK AND REFERENCE VOLTAGE
- SERIAL OUTPUT DATA AVAILABLE
- TTL AND +5V CMOS COMPATIBLE
- DUAL-WIDTH HERMETIC CERAMIC PACKAGE
- LOW POWER OPERATION WITH EXTERNAL REFERENCE (250mW)

### DESCRIPTION

You'll find this general purpose, 12-bit, successive approximation A/D converter ideally qualified for circuits that must operate over wide temperature ranges. The ADC10HT incorporates state-of-the-art IC and laser-trimmed thin-film components. It is complete with an internal clock and reference voltage. Internal scaling resistors allow bipolar input voltage ranges of  $\pm 5V$  and  $\pm 10V$ . A pin is provided for serial output data. The ADC10HT is contained in a compact, dual width, 28-pin ceramic DIL package.

To assure consistent performance, 100% screening procedures are conducted on the ADC10HT at key points during its manufacture. Burn-in and temperature cycling are examples. A clean-room environment is maintained for assembly operations.



# SPECIFICATIONS

## ELECTRICAL

Specifications at rated power supply voltages and  $T_A = +25^\circ\text{C}$  unless otherwise noted.

MODEL	ADC10HT			UNITS
	MIN	TYP	MAX	
<b>RESOLUTION</b>	12			Bits
<b>INPUT</b>				
<b>ANALOG</b>				
Voltage Ranges				
Unipolar		0 to +10, 0 to +20		V
Bipolar		$\pm 5, \pm 10$		V
Impedance (direct input)				
0 to +10V, $\pm 5\text{V}$		5		k $\Omega$
0 to +20V, $\pm 10\text{V}$		10		k $\Omega$
<b>DIGITAL<sup>(1)</sup></b>				
Convert Command Logic Loading		1		CMOS Load
<b>TRANSFER CHARACTERISTICS</b>				
<b>ACCURACY</b>				
Gain Error <sup>(2)</sup>		$\pm 0.05$	$\pm 0.2$	%
Offset Error <sup>(2)</sup>				
Unipolar		$\pm 0.05$	$\pm 0.2$	% of FSR <sup>(3)</sup>
Bipolar		$\pm 0.05$	$\pm 0.2$	% of FSR
Linearity Error			$\pm 0.012$	% of FSR
Inherent Quantization Error		$\pm 1/2$		LSB
Differential Linearity Error		$\pm 0.012$	$\pm 0.024$	% of FSR
Total Unadjusted Error <sup>(4)</sup>				
+25°C		$\pm 0.10$	$\pm 0.40$	% of FSR
-55°C to +200°C		$\pm 0.30$	$\pm 1.00$	% of FSR
Total Adjusted Error <sup>(5)</sup>				
+25°C		$\pm 0.006$	$\pm 0.012$	% of FSR
-55°C to +200°C		$\pm 0.20$	$\pm 0.60$	% of FSR
Total Unadjusted Error <sup>(6)</sup>				
Exclusive of Reference				
+25°C		$\pm 0.10$	$\pm 0.40$	% of FSR
-55°C to +200°C		$\pm 0.20$	$\pm 0.80$	% of FSR
Total Adjusted Error <sup>(7)</sup>				
Exclusive of Reference				
+25°C		$\pm 0.006$	$\pm 0.012$	% of FSR
-55°C to +200°C		$\pm 0.15$	$\pm 0.40$	% of FSR
<b>CONVERSION TIME</b>				
		30	50	$\mu\text{sec}$
<b>DRIFT (-55°C <math>\leq T_A \leq</math> +200°C)</b>				
Gain				
With Internal Reference		$\pm 15$	$\pm 35$	ppm/°C
Exclusive of Reference		$\pm 5$	$\pm 10$	ppm/°C
Offset				
Unipolar		$\pm 2$		ppm of FSR/°C
Bipolar				
With Internal Reference		$\pm 10$	$\pm 35$	ppm of FSR/°C
Exclusive of Reference		$\pm 4$	$\pm 10$	ppm of FSR/°C
Linearity		$\pm 0.5$	$\pm 1.5$	ppm of FSR/°C
No Missing Codes - Temp. Range				
-55°C to +200°C	12			Bits
<b>OUTPUT</b>				
<b>DIGITAL DATA</b>				
Parallel				
Output Codes <sup>(8)</sup>				
Unipolar		SB		
Bipolar <sup>(9)</sup>		OB, TC		
Output Drive	1			LSTTL Loads
Serial Data Code (NRZ) - SB, OB		SB, OB		
Output Drive	1			LSTTL Loads
Status		Logic "1" During Conversion		
Status Output Drive	1			LSTTL Loads
Internal Clock				
Output Drive	1			LSTTL Loads
Frequency		400		kHz


## ELECTRICAL (CONT)

MODEL	ADC10HT			UNITS
	MIN	TYP	MAX	
<b>POWER SUPPLIES AND REFERENCE</b>				
Rated Voltage, $V_{CC}$	$\pm 14.5$	$\pm 15$	$\pm 15.5$	VDC
$V_{DD}$	+4.75	+5	+5.25	VDC
Supply Drain, $+V_{CC}^{(1)}$		+15		mA
$-V_{CC}^{(1)}$		-30		mA
$V_{DD}$		+16		mA
Power Supply Sensitivity				
$\pm V_{CC}$		0.01	0.1	% of FSR/% $V_{CC}$
$V_{DD}$		0.01	0.1	% of FSR/% $V_{DD}$
Internal Reference Voltage	9.990	10.0	10.010	V
Max External Current with no Degradation of Specs		2		mA
Temperature Coefficient		$\pm 10$		ppm/ $^{\circ}C$
<b>TEMPERATURE RANGE</b>				
Specification	-55		+200	$^{\circ}C$
Operating	-55		+200	$^{\circ}C$
Storage	-65		+210	$^{\circ}C$


### NOTES:

- +5V CMOS compatible. Input current (low to high state) =  $1\mu A$  max. Use pull-up resistor when driving convert command from TTL.
- Adjustable to zero (see Table II and Figures 5 and 6).
- FSR means Full Scale Range. For example, unit connected for  $\pm 10V$  has a 20V FSR.
- Includes Gain, Offset, and Linearity Errors (Bipolar Mode).
- Gain and Offset Errors removed at  $+25^{\circ}C$  (Bipolar Mode).
- Includes Gain, Offset, and Linearity Errors with external  $\pm 10.0V \pm 1mV$  reference, does not include Reference Drift (Bipolar Mode).
- Gain and Offset Errors removed at  $+25^{\circ}C$  with external  $\pm 10.0V \pm 1mV$  reference, does not include Reference Drift (Bipolar Mode).
- See Table I. SB - Straight Binary, OB - Offset Binary, TC - Two's Complement.
- TC coding obtained by using MSB (pin 13) instead of MSB (pin 12).
- May be reduced. See Low Power Operation.



## MECHANICAL



## CONNECTION DIAGRAM



# TYPICAL PERFORMANCE CURVES



## DISCUSSION OF PERFORMANCE

The accuracy of a successive approximation A/D converter is described by the transfer function shown in Figure 1. All successive approximation A/D converters have an inherent Quantization Error of  $\pm 1/2\text{LSB}$ . The remaining errors in the A/D converter are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, power supply rejection, and reference errors. In summary, these errors consist of initial errors including Gain, Offset, Linearity, Differential Linearity, and Power Supply Sensitivity. Initial Gain and Offset errors may be adjusted to zero. Gain drift over temperature rotates the line (Figure 1) about the zero or minus full scale point (all bits Off) and Offset drift shifts the line left or right over the operating temperature range. Linearity error is unadjustable and is the most meaningful indicator of A/D converter accuracy. Linearity error is the deviation of an actual bit transition from the ideal transition value at any level over the range of the A/D converter. A Differential Linearity error of  $\pm 1/2\text{LSB}$  means that the width of each bit step over range of the A/D converter is 1LSB,  $\pm 1/2\text{LSB}$ .

The ADC10HT is also Monotonic, assuring that the output digital code either increases or remains the same for increasing analog input signals. Burr-Brown also specifies that this converter will have no missing codes over the full operating temperature range.




FIGURE 1. Input vs Output for an Ideal Bipolar A/D Converter.



## TIMING CONSIDERATIONS

The timing diagram (Figure 2) assumes an analog input such that the positive true digital word 0110 0111 0110 exists.




FIGURE 2. ADC10HT Timing Diagram.

## DEFINITION OF DIGITAL CODES

### Parallel Data

Two binary codes are available on the ADC10HT parallel output; they are straight binary (SB) for unipolar input signal ranges and offset binary (OB) for bipolar input signal ranges. Two's complement (TC) may be obtained by using **MSB** (pin 13).

Table 1 shows the LSB, transition values, and code definitions for each possible analog input signal range for 8-, 10- and 12-bit resolutions. Figure 3 shows the connections for 12-bit resolution, parallel data output, with  $\pm 10V$  input.

### Serial Data

Two straight binary codes are available on the serial output line; they are SB and OB. The serial data is available only during conversion and appears with the MSB occurring first. The serial data is synchronous with the internal clock as shown in the timing diagram of Figure 2. The LSB and transition values shown in Table 1 also apply to the serial data output except for the TC code.




FIGURE 3. ADC10HT Connections for ±10V Analog Input, 12-Bit Resolution, and Serial or Parallel Data Output.

TABLE 1. Input Voltages, Transition Values, LSB Values and Code Definitions.

Binary BIN Output	INPUT VOLTAGE RANGE AND LSB VALUES				
	Defined As:	±10V	±5V	0 to +10V	0 to +20V
Analog Input Voltage Range					
Code Designation		OB <sup>(1)</sup> or TC <sup>(2)</sup>	OB <sup>(1)</sup> or TC <sup>(2)</sup>	SB <sup>(3)</sup>	SB <sup>(3)</sup>
One Least Significant Bit (LSB)	$FSR/2^n$	$20V/2^n$	$10V/2^n$	$10V/2^n$	$20V/2^n$
	n = 8	78.13mV	39.06mV	39.06mV	78.13mV
	n = 10	19.53mV	9.77mV	9.77mV	19.53mV
	n = 12	4.88mV	2.44mV	2.44mV	4.88mV
Transition Values MSB LSB					
111...111 <sup>(4)</sup>	+Full Scale	+10V - 3/2LSB	+5V - 3/2LSB	+10V - 3/2LSB	+20V - 3/2LSB
100...000	Mid Scale	0	0	+5V	+10V
000...001	-Full Scale	-10V + 1/2LSB	-5V + 1/2LSB	0 + 1/2LSB	0 + 1/2LSB
NOTES: <sup>(1)</sup> OB = Offset Binary <sup>(2)</sup> TC = Two's Complement - obtained by inverting the most significant bit $\overline{MSB}$ pin 13 <sup>(3)</sup> SB = Straight Binary <sup>(4)</sup> Voltages given are the nominal value for transition to the code specified					

## DISCUSSION OF SPECIFICATIONS

The ADC10HT is specified to provide critical performance criteria for a wide variety of applications. The most critical specifications for an A/D converter are linearity, drift, gain and offset errors, and conversion-speed effects on accuracy. This ADC is factory trimmed and tested for all critical key specifications.

### GAIN AND OFFSET ERROR

Initial Gain and Offset errors are factory trimmed to typically ±0.05% of FSR at 25°C. These errors may be trimmed to zero as shown in Figures 6 and 7.

### POWER SUPPLY SENSITIVITY

Changes in the DC power supplies will affect accuracy. The ADC10HT power supply sensitivity is specified for ±0.01% of FSR/%V<sub>CC</sub> for ±15V supplies and ±0.01% of FSR/%V<sub>DD</sub> for +5V supplies. Normally, regulated power supplies with 1% or less ripple are recommended for use with this ADC. See Layout Precautions, Power Supply Decoupling and Figure 4.

# LAYOUT AND OPERATING INSTRUCTIONS

## LAYOUT PRECAUTIONS

Analog and digital common are not connected internally in the ADC10HT but should be connected together as close to the unit as possible, preferably to a large plane under the ADC. If these grounds must be run separately, use wide conductor pattern and a  $0.01\mu\text{F}$  to  $0.1\mu\text{F}$  nonpolarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog inputs and digital lines should be minimized by careful layout.

## POWER SUPPLY DECOUPLING

The power supplies should be bypassed with high temperature mica or teflon capacitors as shown in Figure 4 to obtain noise free operation. These capacitors should be located close to the ADC.




FIGURE 4. Recommended Power Supply Decoupling.

## INPUT SCALING

The analog input should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table II. See Figure 5 for circuit details.

TABLE II. ADC10HT Input Scaling Connections.

Input Signal Range	Output Code	Connect Pin 21 To Pin	Connect Pin 23 To	Connect Input Signal To Pin
$\pm 10\text{V}$	OB or TC*	25**	Input Sig.	23
$\pm 5\text{V}$	OB or TC*	25**	Open	22
0 to $+10\text{V}$	SB	Open	Open	22
0 to $+20\text{V}$	SB	Open	Input Sig.	23

\*Obtained by using MSB (pin 13)

\*\* If optional offset adjustment is not used connect a  $25\Omega \pm 0.1\%$  resistor from pin 21 to pin 25 to obtain specified gain and offset errors.




FIGURE 5. ADC10HT Input Scaling Circuit.

## OPTIONAL EXTERNAL GAIN AND OFFSET ADJUSTMENTS

A connection diagram for the ADC10HT in the  $\pm 10\text{V}$  input bipolar mode of operation is shown in Figure 3. The gain and offset adjustment resistors ( $R_1$  and  $R_2$ ) should be selected discrete metal-film or wirewound resistors and not potentiometers if optimum performance is required under high shock and vibration levels. The internal gain and offset errors are laser trimmed to within a maximum error of  $\pm 0.2\%$  with  $50\Omega$ ,  $0.1\%$  resistors in place of  $R_1$  and  $R_2$ . Another possible approach in many applications is to simply remove the offset and gain errors with digital techniques after the A/D conversion has taken place. This approach can virtually eliminate the need for initial gain and offset adjustment and even the effects of gain and offset drift with time and temperature can often be removed. In some cases it may be desirable to use potentiometers.

Gain and Offset errors may be trimmed to zero using external gain and offset trim potentiometers connected to the ADC as shown in Figures 6 and 7. Multiturn potentiometers with  $100\text{ppm}/^\circ\text{C}$  or better TCR's are

recommended for minimum drift over temperature and time. These pots may be any value from  $10\text{k}\Omega$  to  $100\text{k}\Omega$ .

### ADJUSTMENT PROCEDURE

**OFFSET** - Connect the Offset potentiometer or resistance substitution boxes as shown in Figure 6. Sweep the input through the end point transition voltage that should cause an output transition to all bits off  $E_{IN}^{OFF}$ .

Adjust the Offset potentiometer or resistor substitution boxes until the actual end point transition voltage occurs at  $E_{IN}^{OFF}$ . The ideal transition voltage values of the input are given in Table I.

**GAIN** - Connect the Gain adjust potentiometer or resistor substitution boxes as shown in Figure 7. Sweep the input through the end point transition voltage that should cause an output transition to all bits on ( $E_{IN}^{ON}$ ). Adjust the Gain potentiometer until the actual end point transition voltage occurs at  $E_{IN}^{ON}$ .

Table I details the transition voltage levels required. It is also possible to make the adjustments just described with potentiometers and then replace the resistive arms with discrete metal film or wire-wound resistors in order to make a system more rugged before subjecting it to harsh environments.




FIGURE 6. Optional Unipolar and Bipolar Offset Adjust Circuitry with  $\pm 0.4\%$  of FSR Range of Adjustment.




FIGURE 7. Optional Gain Adjust with  $\pm 0.4\%$  Range of Adjustment.

## CLOCK RATE CONTROL (OPTIONAL)

### Faster Conversion

If adjustment of the clock rate is desired for faster conversion times, a resistor may be connected between Clock Rate (pin 16) and Clock Out (pin 18) as shown in Figure 8.




FIGURE 8. Optional Clock Rate Adjust for Faster Conversion Times.

Figure 9 shows the effect of clock rate control resistor ( $R_{CR}$ ) on clock frequency. Figure 9 is based on a typical initial clock frequency of about 400kHz (conversion time of  $30\mu\text{sec}$  for 12 bits). To determine the required clock frequency:

$$f_{\text{clock}} = \frac{\text{Bit Resolution}}{\text{Conversion Time}}$$

For example, if the ADC10HT is short cycled to 10-bit operation and a conversion time of  $20\mu\text{sec}$  is required, then

$$f_{\text{clock}} = \frac{10}{20\mu\text{sec}} = 500\text{kHz}$$

from Figure 9 a clock rate resistor ( $R_{CR}$ ) of about  $40\text{k}\Omega$  is required.




FIGURE 9. Clock Frequency vs Clock Rate Control Resistor ( $R_{CR}$ ).

### Slower Conversion

The conversion time can be decreased by connecting a capacitor from the Clock Rate pin to Digital Common (see Figure 10).




FIGURE 10. Optional Clock Rate Adjust for Slower Conversion Times.

Figure 11 shows the effect of the clock rate control capacitor on the clock frequency.




FIGURE 11. Clock Frequency vs Clock Rate Control Capacitor ( $C_{CR}$ ).

The serial output data (pin 28) is synchronous with the internal clock. In some applications the clock frequency must be lowered to 3kHz or 4kHz so that the data can be transmitted over long distances. If 12-bit resolution is required, the conversion time for 4kHz is

$$\text{conversion time} = \frac{12 \text{ bits}}{4 \text{ kHz}} = 3 \text{ msec}$$

From Figure 11, a clock rate control capacitor,  $C_{CR}$ , of approximately 16nF is required.

In applications requiring such a slow conversion time, a low-pass filter should be used at the analog input to the ADC10HT.

### SHORT-CYCLE AND CONTINUOUS CONVERSION OPERATION.

The ADC10HT may be operated at faster speeds for resolutions less than 12 bits by using the clock rate control feature. The conversion time can be further increased by using the short cycle circuit shown in Figure 12. Without this circuit, the status signal (pin 19) will always remain high for 13 clock pulses even if only 8 bits are being used. By connecting the short cycle input of the NAND gate to the  $n + 1$  bit (connect to bit 9 for 8-bit operation, for example) the conversion will be completed and the status signal will go low after  $n + 1$  clock pulses (9 pulses for 8-bit operation). It should be noted that with the circuit shown in Figure 12, the ADC10HT will operate in a continuous conversion mode, i.e., a new conversion will start on the  $n + 2$  clock pulse without the need for an external convert command.




FIGURE 12. Short-Cycle Circuit which Provides for Lower Resolutions than 12 Bits with Faster Conversion Times and Continuous Conversions.

Table III indicates where to connect the short cycle input for 8-bit and 10-bit resolution and gives possible conversion time(s) obtainable by using this feature along with the clock rate pin.

TABLE III. Short Cycle Connections and Specifications for 8 to 12 Bit Resolutions.

Resolution (Bits)	12	10	8	
Connect SHORT CYCLE to:	N/A	Pin 2	Pin 4	
Conversion Time ( $\mu\text{sec}$ ) <sup>(1)</sup>	24	10	6	
Nonlinearity at +25°C (% of FSR)	ADC10HT ADC10HT-1	$\pm 0.012$ $\pm 0.048$	$\pm 0.048$ $\pm 0.048$	$\pm 0.1$ $\pm 0.1$

NOTE: (1) Adjust Conversion Time with Clock Rate Control resistor as shown in Figures 8 and 9.

For 12-bit operation and continuous conversion, simply connect status (pin 19) directly to convert command (pin 20).

### OUTPUT DRIVE

Normally the ADC10HT logic outputs will drive two low power TTL loads or one LSTTL load. If long digital lines must be driven, external logic buffers are recommended. The digital outputs are connected directly to the internal CMOS successive-approximation-register and can drive +5V CMOS without the need for pull-up resistors.

### HEAT DISSIPATION

The ADC10HT dissipates approximately 750mW and the package has a case-to-case ambient thermal resistance ( $\theta_{CA}$ ) of 35°C/W. For optimum performance at +200°C,  $\theta_{CA}$  should be lowered by a heat sink or by forced air over the surface of the package. If the converter is mounted on a PC card, improved thermal contact with the copper ground plane under the package can be achieved by using a silicone heat-sink compound.

### LOW POWER OPERATION

The typical supply currents required by the ADC10HT under normal operating conditions are 15mA (+15V), 30mA (-15V), and 16mA (+5V). The average power required ( $P_D$ ) is therefore

$$P_D = |15\text{mA} \times 15\text{V}| + |30\text{mA} \times -15\text{V}| + |16\text{mA} \times 5\text{V}| = 755\text{mW}.$$

Under certain operating conditions this power consumption can be reduced to as little as 250mW.

The ADC10HT is completely self-contained with an internal +10V reference voltage. The +15V supply is used only to supply power for the op amp current source and zener diode used in this reference. If an external reference is available, the +15V supply is not required and it can be removed. This reduces the  $P_D$  by  $15mA \times 15V = 225mW$ . The average  $P_D$  for the ADC10HT is therefore reduced to 530mW.

The major contributor to the power consumption is the -15V supply. As long as a +10V reference is used, the V-supply voltage must be between -13V and -16V. If, however, a lower voltage reference is used, this V-supply voltage can be reduced considerably which greatly reduces the power consumption. Lowering the reference voltage will, of course, lower the full scale input voltage by a proportional amount. For example, if the reference voltage is +5V, the full scale input voltage for the 10V range input (pin 22) will be +5V, instead of +10V with a +10V reference, in the unipolar mode of operation. Table IV indicates the minimum supply voltages and the typical power consumption obtained when using these supply voltages for various values of  $V_{REF}$ .

TABLE IV. Minimum Power Supply Voltages and Typical Power Consumption for Operation with External  $V_{REF}$ . (Note: +15V is not required if internal  $V_{REF}$  is not used.)

External $V_{REF}$	$V_{DD}$ LOGIC (Pin 15)	$-V_{CC}$ (Pin 27) (Minimum)	Total Power Consumption (Typical)
+10V	+5V	-13V	470mW
+6.3V	+5V	-10V	300mW
+5V	+5V	-8V	250mW

### LOW-POWER EXTERNAL REFERENCE

A simple external reference voltage can be made with a single resistor and a zener diode as shown in Figure 13. The power consumed by the reference is only about 75mW with  $+V_{CC} = +10V$ . The power supply sensitivity of this reference is approximately  $\pm 0.02\%$  of FSR/ $\%V_{CC}$ .




FIGURE 13. Simple +6.3V External Reference That Requires Only 75mW.

A very simple procedure can be used to obtain the lowest possible drift with this reference. First, vary the zener current from about 4mA to 11mA by changing either the bias voltage,  $+V_{CC}$ , or bias resistor,  $R_B$ , and plot  $V_Z$  versus  $I_Z$  as shown in figure 14. Next, heat the zener (the exact temperature is not important, but it should be near the desired operating temperature), and repeat the procedure.

The point where the two curves cross is the zero-temperature-coefficient bias current.  $+V_{CC}$  and/or  $R_B$  should then be adjusted accordingly for this optimum operating current.




FIGURE 14. Simple Techniques for Obtaining a Low Drift Reference Voltage.

This procedure is also discussed in a Burr-Brown Application Note: "Squeeze High Performance out of Low-Cost Hybrid Data Converters, AN-86.

### Other Application Notes

Burr-Brown also has other Application Notes of interest to the converter user. In particular:

"What Designers Should Know About Data Converter Drift," AN-89.

"Correcting Errors Digitally in Data Acquisition and Control," AN-101.

### OPERATION WITH EXTERNAL CLOCK

Figure 15 shows the internal clock circuit of the ADC10HT. To operate with an external clock, first connect the Clock Rate Control (pin 16) to ground. This will shut off the internal clock and also turn off the open collector output transistor of the LM119 comparator. The Clock Out (pin 18) will then be in a "high" state (+5V) because of the  $2k\Omega$  pull-up resistor to +5V. Now simply use the Clock Out pin for the external clock input. Note that the external clock must have the capability of sinking 2.5mA when it is in the low state due to the  $2k\Omega$  pull-up resistor.




FIGURE 15. ADC10HT Internal Clock.



# ADC71

## 16-Bit Hybrid ANALOG-TO-DIGITAL CONVERTER

### FEATURES:


- 16-BIT RESOLUTION
- LINEARITY ERROR  $\pm 0.003\%$
- COMPACT DESIGN  
32-Pin Ceramic Package
- FAST CONVERSION SPEED
- LOW COST

### DESCRIPTION

The ADC71 is a low cost, high quality, 16-bit successive approximation analog-to-digital converter. The ADC71 uses state-of-the-art IC and laser-trimmed thin-film components and is packaged in a convenient 32-pin dual-in-line package. The converter is complete with internal reference, short cycling capabilities, and thin-film scaling resistors, which allows selection of analog input ranges of  $\pm 2.5V$ ,  $\pm 5.0V$ ,  $\pm 10.0V$ , 0 to  $+5.0V$ , 0 to  $+10V$  and 0 to  $+20V$ .

Data is available in parallel and serial form with corresponding clock and status output. All digital input and outputs are TTL compatible.

Power supply voltages are  $\pm 15VDC$  and  $+5VDC$ .



# SPECIFICATIONS

## ELECTRICAL

At +25°C and rated power supplies unless otherwise noted.


MODEL	ADC71KG			ADC71JG			UNITS	
	MIN	TYP	MAX	MIN	TYP	MAX		
<b>RESOLUTION</b>			16			16	Bits	
<b>ANALOG INPUTS</b>								
Voltage Ranges: Bipolar Unipolar		±2.5, ±5, ±10 0 to +5, 0 to +10, 0 to +20			±2.5, ±5, ±10 0 to +5, 0 to +10, 0 to +20		V V	
Impedance (Direct Input): 0 to +5V, ±2.5V 0 to +10V, ±5.0V 0 to +20V, ±10V		2.5 5 10			2.5 5 10		kΩ kΩ kΩ	
<b>DIGITAL INPUTS<sup>(1)</sup></b>								
Convert Command Logic Loading	Positive pulse 50ns wide (min) trailing edge ("1" to "0" initiates conversion)							TTL Load
<b>TRANSFER CHARACTERISTICS</b>								
<b>ACCURACY</b>								
Gain Error		±0.1 <sup>(2)</sup>	±0.2		±0.1 <sup>(2)</sup>	±0.2	%	
Offset: Unipolar		±0.05 <sup>(2)</sup>	±0.1		±0.05 <sup>(2)</sup>	±0.1	% of FSR <sup>(3)</sup>	
Bipolar		±0.1 <sup>(2)</sup>	±0.2		±0.1 <sup>(2)</sup>	±0.2	% of FSR	
Linearity Error			±0.003			±0.006	% of FSR	
Inherent Quantization Error		±1/2			±1/2		LSB	
Differential Linearity Error		±0.003			±0.003		% of FSR	
<b>POWER SUPPLY SENSITIVITY</b>								
±15VDC		0.003			0.003		% of FSR/%V <sub>CC</sub>	
+5VDC		0.001			0.001		% of FSR/%V <sub>CC</sub>	
<b>CONVERSION TIME<sup>(4)</sup></b>								
14 Bits			50			50	μs	
15 Bits			53.3			53.3	μs	
16 Bits			56.7			56.7	μs	
<b>WARM-UP TIME</b>	5			5			min	
<b>DRIFT</b>								
Gain		±2	±15		±2	±15	ppm/°C	
Offset: Unipolar			±4			±4	ppm of FSR/°C	
Bipolar			±10			±10	ppm of FSR/°C	
Linearity		±2	±3		±2	±3	ppm of FSR/°C	
No Missing Codes Temp Range: KG (14-bit) JG (13-bit)	+10		+40	0		50	°C °C	
<b>OUTPUT</b>								
<b>DIGITAL DATA</b>								
(All codes complementary) Parallel: Output Codes <sup>(5)</sup> Unipolar Bipolar Output Drive				CSB COB, CTC <sup>(6)</sup> 2 Logic "1" during conversion			TTL Loads	
Status				2		2	TTL Loads	
Status Output Drive				2		2	TTL Loads	
Internal Clock: Clock Output Drive Frequency		280			280		TTL Loads kHz	
<b>INTERNAL REFERENCE VOLTAGE</b>	6.0	6.3	6.6	6.0	6.3	6.6	V	
Max External Current with No Degradation of Specs Temp Coefficient			±200 ±10			±200 ±10	μA ppm/°C	
<b>POWER SUPPLY REQUIREMENTS</b>								
Power Consumption		550			550		mW	
Rated Voltage: Analog	±14.5	±15	±15.5	±14.5	±15	±15.5	VDC	
Digital	+4.75	+5	+5.25	+4.75	+5	+5.25	VDC	
Supply Drain: +15VDC		+15			+15		mA	
15VDC		-18			-18		mA	
-5VDC		+10			+10		mA	
<b>TEMPERATURE RANGE</b>								
Specification	0		+70	0		+70	°C	
Operating (derated specs)	-25		+85	-25		+85	°C	
Storage	-55		+125	-55		+125	°C	

NOTES (1) DTL/TTL compatible, i.e., Logic "0" = 0.8V, max. Logic "1" = 2.0V, min for inputs. For digital outputs Logic "0" = +0.4V, max. Logic "1" = 2.4V, min. (2) Adjustable to zero (3) FSR means Full Scale Range. For example, unit connected for ±10V range has 20V FSR. (4) Conversion time may be shortened with "Short Cycle" set for lower resolution; see "Additional Connections Required" section. (5) See Table I. CSB—Complementary Straight Binary, COB—Complementary Offset Binary, CTC—Complementary Two's Complement. (6) CTC coding obtained by inverting MSB (Pin 1).



## MECHANICAL

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.078	1.712	42.82	43.48
B	1.079	1.101	27.41	27.87
C	.180	.210	4.57	5.33
D	.016	.020	.41	.51
F	.046	.068	1.14	1.40
G	.100 BASIC		2.54 BASIC	
H	.089	.106	2.26	2.69
J	.006	.012	.33	.30
K	.200	.210	5.08	5.33
L	.300 BASIC		7.62 BASIC	
N	.016	.036	.38	.89




NOTE: Leads in true position within 0.10" (0.25mm) R at MMC at seating plane.



Pin numbers shown for reference only. Numbers may not be marked on package.

CASE: Ceramic  
 MATING CONNECTOR: 2302MC  
 WEIGHT: 13 grams (0.46 oz.)  
 HERMETICITY: Conforms to Method 1014, Condition C, Step 1 (fluorocarbon) of MIL-STD-883 (gross leak)

## CONNECTION DIAGRAM



## TYPICAL PERFORMANCE CURVES



## DISCUSSION OF PERFORMANCE

The accuracy of a successive approximation A/D converter is described by the transfer function shown in Figure 1. All successive approximation A/D converters have an inherent Quantization Error of  $\pm 1/2$  LSB. The remaining errors in the A/D converter are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, power supply rejection, and reference errors. In summary, these errors consist of initial errors including Gain, Offset, Linearity, Differential Linearity, and Power Supply Sensitivity. Initial Gain and Offset errors may be adjusted to zero. Gain drift over temperature rotates the line (Figure 1) about the zero or minus full scale point (all bits Off) and Offset drift shifts the line left or right over the operating temperature range. Linearity error is unadjustable and is the most meaningful indicator of A/D converter accuracy. Linearity error is the deviation of an actual bit transition from the ideal transition value at any level over the range of the A/D converter. A Differential Linearity error of  $\pm 1/2$  LSB means that the width of each bit step over the range of the A/D converter is  $\pm 1/2$  LSB.

The ADC71 is also Monotonic, assuring that the output digital code either increases or remains the same for increasing analog input signals. Burr-Brown also guar-




FIGURE 1. Input vs Output for an Ideal Bipolar A/D Converter.

antees that this converter will have no missing codes over a specified temperature range when short cycled for 14-bit operation.

## TIMING CONSIDERATIONS

The timing diagram in Figure 2 assumes an analog input such that the positive true digital word 1001 1000 1001 0110 exists. The output will be complementary as shown in Figure 2 (0110 0111 0110 1001 is the digital output).




FIGURE 2. ADC71 Timing Diagram.

Figures 2a and 2b are timing diagrams showing the relationship of serial data to clock and valid data to status.




FIGURE 2a. Timing Relationship of Serial Data to Clock.




FIGURE 2b. Timing Relationship of Valid Data to Status.

## DEFINITION OF DIGITAL CODES

### PARALLEL DATA

Two binary codes are available on the ADC71 parallel output: they are complementary (logic "0" is true) straight binary (CSB) for unipolar input signal ranges and complementary offset binary (COB) for bipolar input signal ranges. Complementary two's complement (CTC) may be obtained by inverting MSB (Pin 1).

Table 1 shows the LSB, transition values, and code definitions for each possible analog input signal range for 12-, 13- and 14-bit resolutions. Figure 3 shows the connections for 14-bit resolution, parallel data output, with  $\pm 10V$  input.

### SERIAL DATA

Two straight binary (complementary) codes are available on the serial output line; they are CSB and COB. The serial data is available only during conversion and appears with MSB occurring first. The serial data is synchronous with the internal clock as shown in the timing diagrams of Figures 2 and 2a. The LSB and transition values shown in Table 1 also apply to the serial data output except for the CTC code.




FIGURE 3. ADC71 Connections For:  $\pm 10V$  Analog Input, 14-Bit Resolution (Short-Cycled), Parallel Data Output.

TABLE I. Input Voltages, Transition Values, LSB Values, and Code Definitions.

Binary BIN Output	INPUT VOLTAGE RANGE AND LSB VALUES						
	Defined As:	$\pm 10V$	$\pm 5V$	$\pm 2.5V$	0 to +10V	0 to +5V	0 to +20V
Analog Input Voltage Range							
Code Designation		COB* or CTC**	COB* or CTC**	COB* or CTC**	CSB***	CSB***	CSB***
One Least Significant Bit (LSB)	$\frac{FSR}{2^n}$	$\frac{20V}{2^n}$	$\frac{10V}{2^n}$	$\frac{5V}{2^n}$	$\frac{10V}{2^n}$	$\frac{5V}{2^n}$	$\frac{20V}{2^n}$
	n = 12	4.88mV	2.44mV	1.22mV	2.44mV	1.22mV	4.88mV
	n = 13	2.44mV	1.22mV	610 $\mu$ V	1.22mV	610 $\mu$ V	2.44mV
	n = 14	1.22mV	610 $\mu$ V	305 $\mu$ V	610 $\mu$ V	305 $\mu$ V	1.22mV
Transition Values							
MSB - LSB							
000...000****	+Full Scale	+10V -3/2LSB	+5V -3/2LSB	+2.5V -3/2LSB	+10V -3/2LSB	+5V -3/2LSB	+20V -3/2LSB
011...111	Mid Scale	0	0	0	+5V	+2.5V	+10V
111...110	-Full Scale	-10V +1/2LSB	-5V +1/2LSB	-2.5V +1/2LSB	0 + 1/2LSB	0 + 1/2LSB	0 + 1/2LSB

\*COB = Complementary Offset Binary  
 \*\*CTC = Complementary Two's Complement - obtained by inverting the most significant bit. MSB - Pin 1  
 \*\*\*CSB = Complementary Straight Binary  
 \*\*\*\*Voltages given are the nominal value for transition to the code specified.

## DISCUSSION OF SPECIFICATIONS

The ADC71 is specified to provide critical performance criteria for a wide variety of applications. The most critical specifications for an A/D converter are linearity, drift, gain and offset errors, and conversion speed effects on accuracy. This ADC is factory trimmed and tested for all critical key specifications.

### GAIN AND OFFSET ERROR

Initial Gain and Offset errors are factory trimmed to typically  $\pm 0.1\%$  of FSR (typically  $\pm 0.05\%$  for unipolar offset) at 25°C. These errors may be trimmed to zero by

connecting external trim potentiometers as shown in Figures 6 and 7.

### POWER SUPPLY SENSITIVITY

Changes in the DC power supplies will affect accuracy. The ADC71 power supply sensitivity is specified for  $\pm 0.003\%$  of FSR/%V<sub>CC</sub>, for  $\pm 15V$  supplies and  $\pm 0.0015\%$  of FSR/%V<sub>CC</sub> for +5V supplies. Normally, regulated power supplies with 1% or less ripple are recommended for use with this ADC. See Layout Precautions, Power Supply Decoupling and Figure 4.

## LAYOUT AND OPERATING INSTRUCTIONS

### LAYOUT PRECAUTIONS

Analog and digital common are not connected internally in the ADC71 but should be connected together as close to the unit as possible, preferably to a large plane under the ADC. If these grounds must be run separately, use wide conductor pattern and a 0.01 $\mu$ F to 0.1 $\mu$ F nonpolarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog inputs and digital lines should be minimized by careful layout. The comparator input (Pin 27) is extremely sensitive to noise. Any connection to this point should be as short as possible and shielded by Analog Common or  $\pm 15VDC$  supply patterns.

### POWER SUPPLY DECOUPLING

The power supplies should be bypassed with tantalum capacitors as shown in Figure 4 to obtain noise free operation. These capacitors should be located close to the ADC.




FIGURE 4. Recommended Power Supply Decoupling.




FIGURE 5. ADC71 Input Scaling Circuit.

## INPUT SCALING

The analog input should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table II. See Figure 5 for circuit details.

TABLE II. ADC71 Input Scaling Connections.

Input Signal Range	Output Code	Connect Pin 26 To Pin	Connect Pin 24 To	Connect Input Signal To Pin
$\pm 10V$	COB or CTC*	27	Input Sig.	24
$\pm 5V$	COB or CTC*	27	Open	25
$\pm 2.5V$	COB or CTC*	27	Pin 27	25
0 to +5V	CSB	22	Pin 27	25
0 to +10V	CSB	22	Open	25
0 to +20V	CSB	22	Input Sig.	24

\*Obtained by inverting MSB (Pin 1).

## OPTIONAL EXTERNAL GAIN AND OFFSET ADJUSTMENTS

Gain and Offset errors may be trimmed to zero using external gain and offset trim potentiometers connected to the ADC as shown in Figures 6 and 7. Multiturn potentiometers with 100ppm/ $^{\circ}C$  or better TCR's are recommended for minimum drift over temperature and time. These pots may be any value from 10k $\Omega$  to 100k $\Omega$ . All resistors should be 20% carbon or better. Pin 29 (Gain Adjust) and Pin 27 (Offset Adjust) may be left open if no external adjustment is required.

### ADJUSTMENT PROCEDURE

**OFFSET** - Connect the Offset potentiometer (make sure  $R_1$  is as close to pin 27 as possible) as shown in Figure 6. Sweep the input through the end point transition voltage that should cause an output transition to all bits off ( $E_{IN}^{OFF}$ ).

Adjust the Offset potentiometer until the actual end point transition voltage occurs at  $E_{IN}^{OFF}$ . The ideal transition voltage values of the input are given in Table I.

**GAIN** - Connect the Gain adjust potentiometer as shown in Figure 7. Sweep the input through the end point transition voltage that should cause an output transition to all bits on ( $E_{IN}^N$ ). Adjust the Gain potentiometer until the actual end point transition voltage occurs at  $E_{IN}^N$ .

Table I details the transition voltage levels required.




FIGURE 7. Connecting Optional Gain Adjust with a 0.2% Range of Adjustment.




FIGURE 6. Two Methods of Connecting Optional Offset Adjust with a 0.4% of FSR Range of Adjustment.

### CONVERT COMMAND CONSIDERATIONS

Convert command resets the converter whenever taken high. This insures a valid conversion on the first conversion after power-up.

Convert command must stay low during a conversion unless it is desired to reset the converter during a conversion.

### ADDITIONAL CONNECTIONS REQUIRED

The ADC71 may be operated at faster speeds for resolutions less than 14 or 13 bits, depending on the model selected, by connecting the Short Cycle Input, pin 32, as shown in Table III. Conversion speeds, linearity, and resolutions are shown for reference.

TABLE III. Short Cycle Connections and Specifications for 12- to 14-Bit Resolutions.

Resolution (Bits)	14	13	12
Connect Pin 32 to	Pin 15	Pin 14	Pin 13
Maximum Conversion Speed ( $\mu\text{sec}^{(1)}$ )	50	46.5	43
Maximum Nonlinearity at 25 $^{\circ}C$ (% of FSR)	0.003 <sup>(2)</sup>	0.006 <sup>(3)</sup>	0.006 <sup>(3)</sup>

NOTES: (1) Max. conversion time to maintain specified nonlinearity error. (2) ADC71KG only. (3) ADC71KG or ADC71JG.

## OUTPUT DRIVE

Normally all ADC71 logic outputs will drive two standard TTL loads; however, if long digital lines must be driven, external logic buffers are recommended.

## ORDERING INFORMATION

Model	Temperature	Package
ADC71KG	0°C to +70°C	Ceramic
ADC71JG	0°C to +70°C	Ceramic



# ADC72

## 16-Bit Hybrid ANALOG-TO-DIGITAL CONVERTER

### FEATURES


- 16-BIT RESOLUTION
- $\pm 0.003\%$  MAXIMUM NONLINEARITY
- COMPACT DESIGN  
32-Pin Hermetic Metal Package
- FAST CONVERSION SPEED  
50 $\mu$ s Maximum
- LOW COST

### DESCRIPTION

The ADC72 is a low cost, high quality, 16-bit successive approximation analog-to-digital converter. It uses state-of-the-art IC and laser-trimmed thin-film components and is packaged in a compact 32-pin metal dual-in-line package. The converter is complete with internal reference, clock, comparator, and thin-film scaling resistors, which allow selection of analog input ranges of  $\pm 2.5V$ ,  $\pm 5V$ ,  $\pm 10V$ ,  $0$  to  $+5V$ ,  $0$  to  $+10V$  and  $0$  to  $+20V$ .

Data is available in parallel and serial form with corresponding clock and status output. All digital input and outputs are DTL/TTL compatible.

Power supply voltages are  $\pm 15VDC$  and  $+5VDC$ .



# SPECIFICATIONS

## ELECTRICAL

Typical at +25°C and rated power supplies unless otherwise noted.

MODEL	ADC72JM, KM			ADC72AM, BM			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>RESOLUTION</b>			16			16	Bits
<b>INPUT</b>							
<b>ANALOG</b>							
Voltage Ranges							
Bipolar		±2.5, ±5, ±10			±2.5, ±5, ±10		V
Unipolar		0 to +5, 0 to +10, 0 to +20			0 to +5, 0 to +10, 0 to +20		V
Impedance (Direct Input)							
0 to +5V, ±2.5V		2.5			2.5		kΩ
0 to +10V, ±5.0V		5			5		kΩ
0 to +20V, ±10V		10			10		kΩ
<b>DIGITAL</b> <sup>(1)</sup>	Convert Command Logic Loading						TTL Load
	Positive pulse 50ns wide (min) trailing edge ("1" to "0" initiates conversion)						
	1						1
<b>TRANSFER CHARACTERISTICS</b>							
<b>ACCURACY</b>							
Gain Error <sup>(2)</sup>		±0.1	±0.2		±0.1	±0.2	%
Offset Gain <sup>(2)</sup>							
Unipolar		±0.05	±0.1		±0.05	±0.1	% of FSR <sup>(3)</sup>
Bipolar		±0.1	±0.2		±0.1	±0.2	% of FSR
Linearity Error KM, BM JM, AM			±0.003 ±0.006			±0.003 ±0.006	% of FSR % of FSR LSB
Inherent Quantization Error		±1/2			±1/2		% of FSR
Differential Linearity Error		±0.003			±0.003		% of FSR
<b>POWER SUPPLY SENSITIVITY</b>							
±15VDC		±0.003			±0.003		% of FSR/%ΔVs
+5VDC		±0.001			±0.001		% of FSR/%ΔVs
<b>CONVERSION TIME</b> <sup>(4)</sup> (14 Bits)			50			50	μs
<b>WARM-UP TIME</b>	10			10			min
<b>DRIFT</b>							
Gain		±10	±20		±7	±15	ppm/°C
Offset							
Unipolar		±2	±4			±2	ppm of FSR/°C
Bipolar		±8	±10		±5	±10	ppm of FSR/°C
Linearity		±2	±3			±2	ppm of FSR/°C
No Missing Codes Temp Range							
JM, AM (13 bits)	0		+50	0		+50	°C
KM, BM (14 bits)	+10		+40	+10		+40	°C
<b>OUTPUT</b>							
<b>DIGITAL DATA</b>							
All codes complementary							
Parallel							
Output Codes <sup>(5)</sup>							
Unipolar							
Bipolar							
Output Drive							TTL Loads
Status							
Status Output Drive						2	TTL Loads
Internal Clock							
Clock Output Drive						2	TTL Loads
Frequency		280			280		kHz
<b>INTERNAL REFERENCE VOLTAGE</b>							
Max External Current	6.0	6.3	6.6	6.0	6.3	6.6	V
with No Degradation of Specs							
Temp Coefficient			±200 ±10			±200 ±5	μA ppm/°C
<b>POWER SUPPLY REQUIREMENTS</b>							
Power Consumption		550			550		mW
Rated Voltage, Analog	±14.5	±15	±15.5	±14.5	±15	±15.5	VDC
Rated Voltage, Digital	+4.75	+5	+5.25	+4.75	+5	+5.25	VDC
Supply Drain +15VDC		+15			+15		mA
Supply Drain -15VDC		-18			-18		mA
Supply Drain +5VDC		+10			+10		mA
<b>TEMPERATURE RANGE</b>							
Specification	0		+70	-25		+85	°C
Operating (derated specs)	-25		+85	-55		+85	°C
Storage	-55		+125	-55		+125	°C



**NOTES:**

1. DTL/TTL compatible. i.e., Logic "0" = 0.8V, max. Logic "1" = 2.0V, min for inputs. For digital outputs Logic "0" = +0.4V, max. Logic "1" = 2.4V, min.
2. Adjustable to zero.
3. FSR means Full Scale Range. For example, unit connected for  $\pm 10V$  range has 20V FSR.
4. Conversion time may be shortened with "Short Cycle" set for lower resolution; see "Additional Connections Required" section.
5. See Table I. CSB - Complementary Straight Binary, COB - Complementary Offset Binary, CTC - Complementary Two's Complement.
6. CTC coding obtained by inverting MSB. Pin 1.

**MECHANICAL**


DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.720	1.760	43.69	44.70
B	1.120	1.160	28.45	29.46
C	.170	.250	4.32	6.35
D	.016	.021	0.41	0.53
G	.100 BASIC		2.54 BASIC	
H	.100	.140	2.54	3.56
K	.150	.300	3.81	7.62
L	.900 BASIC		22.86 BASIC	
R	.100	.140	2.54	3.56

NOTE: Leads in true position within  $\pm 0.10^\circ$  ( $\pm 25\text{mm}$ ) R at MMC at seating plane.



Pin numbers shown for reference only. Numbers may not be marked on package.

CASE: Nickel-plated kovar  
 MATING CONNECTOR: 2302MC  
 WEIGHT: 13 grams (0.46 oz.)  
 Contrasting glass seal or square corner denotes pin 1.

**CONNECTION DIAGRAM**



**TYPICAL PERFORMANCE CURVES**



## DISCUSSION OF PERFORMANCE

The accuracy of a successive approximation A/D converter is described by the transfer function shown in Figure 1. All successive approximation A/D converters have an inherent Quantization Error of  $\pm 1/2$  LSB. The remaining errors in the A/D converter are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, power supply rejection, and reference errors. In summary, these errors consist of initial errors including Gain, Offset, Linearity, Differential Linearity, and Power Supply Sensitivity. Initial Gain and Offset errors may be adjusted to zero. Gain drift over temperature rotates the line (Figure 1) about the zero or minus full scale point (all bits Off) and Offset drift shifts the line left or right over the operating temperature range. Linearity error is unadjustable and is the most meaningful indicator of A/D converter accuracy. Linearity error is the deviation of an actual bit transition from the ideal transition value at any level over the range of the A/D converter. A Differential Linearity error of  $\pm 1/2$  LSB means that the width of each bit step over the range of the A/D converter is 1LSB,  $\pm 1/2$  LSB.

The ADC72 is also monotonic, assuring that the output digital code either increases or remains the same for increasing analog input signals. Burr-Brown also guarantees that




FIGURE 1. Input vs Output for an Ideal Bipolar A/D Converter.

these converters will have no missing codes over a specified temperature range when short-cycled for 14-bit operation.

## TIMING CONSIDERATIONS

The timing diagram (Figure 2) assumes an analog input such that the positive true digital word 1001 1000 1001 0110 exists. The output will be complementary as shown in Figure 2 (0110 0111 0110 1001 is the digital output). Figures 2a and 2b are timing diagrams showing the relationship of serial data to clock and valid data to status.




FIGURE 2. ADC72 Timing Diagram.




FIGURE 2a. Timing Relationship of Serial Data to Clock.




FIGURE 2b. Timing Relationship of Valid Data to Status.

## DEFINITION OF DIGITAL CODES

### PARALLEL DATA

Two binary codes are available on the ADC72 parallel output; they are complementary (logic "0" is true) straight binary (CSB) for unipolar input signal ranges and complementary offset binary (COB) for bipolar input signal ranges. Complementary two's complement (CTC) may be obtained by inverting MSB (Pin 1).

Table 1 shows the LSB, transition values, and code definitions for each possible analog input signal range for 12-, 13- and 14-bit resolutions. Figure 3 shows the connections for 14-bit resolution, parallel data output, with  $\pm 10V$  output.

### SERIAL DATA

Two straight binary (complementary) codes are available on the serial output line: CSB and COB. The serial data is available only during conversion and appears with MSB occurring first. The serial data is synchronous with the internal clock as shown in the timing diagrams of Figures 2 and 2a. The LSB and transition values shown in Table 1 also apply to the serial data output except for the CTC code.




FIGURE 3. ADC72 Connections For:  $\pm 10V$  Analog Input, 14-Bit Resolution (Short-Cycled), Parallel Data Output.

TABLE I. Input Voltages, Transition Values, LSB Values, and Code Definitions.

Binary BIN Output	INPUT VOLTAGE RANGE AND LSB VALUES						
Analog Input Voltage Range	Defined As:	$\pm 10V$	$\pm 5V$	$\pm 2.5V$	0 to +10V	0 to +5V	0 to +20V
Code Designation		COB <sup>(1)</sup> or CTC <sup>(2)</sup>	COB <sup>(1)</sup> or CTC <sup>(2)</sup>	COB <sup>(1)</sup> or CTC <sup>(2)</sup>	CSB <sup>(3)</sup>	CSB <sup>(3)</sup>	CSB <sup>(3)</sup>
One Least Significant Bit (LSB)	FSR / $2^n$	$\frac{20V}{2^n}$	$\frac{10V}{2^n}$	$\frac{5V}{2^n}$	$\frac{10V}{2^n}$	$\frac{5V}{2^n}$	$\frac{20V}{2^n}$
	n = 12	4.88mV	2.44mV	1.22mV	2.44mV	1.22mV	4.88mV
	*n = 13	2.44mV	1.22mV	610 $\mu$ V	1.22mV	610 $\mu$ V	2.44mV
	n = 14	1.22mV	610 $\mu$ V	305 $\mu$ V	610 $\mu$ V	305 $\mu$ V	1.22mV
Transition Values							
MSB LSB 000...000 <sup>(4)</sup>	+Full Scale	+10V -3/2LSB	+5V -3/2LSB	+2.5V -3/2LSB	+10V -3/2LSB	+5V -3/2LSB	+20V -3/2LSB
011...111	Mid Scale	0	0	0	+5V	+2.5V	+10V
111...110	-Full Scale	-10V +1/2LSB	-5V +1/2LSB	-2.5V +1/2LSB	0 + 1/2LSB	0 + 1/2LSB	0 + 1/2LSB
(1)COB = Complementary Offset Binary				(3) CSB = Complementary Straight Binary			
(2) CTC = Complementary Two's Complement - obtained by inverting the most significant bit. MSB (Pin 1)				(4) Voltages given are the nominal value for transition to the code specified.			

## DISCUSSION OF SPECIFICATIONS

The ADC72 is specified to provide critical performance criteria for a wide variety of applications. The most critical specifications for an A/D converter are linearity, drift, gain and offset errors, and conversion speed effects on accuracy. This ADC is factory-trimmed and tested for all critical key specifications.

### GAIN AND OFFSET ERROR

Initial Gain and Offset errors are factory-trimmed to typically  $\pm 0.1\%$  of FSR (typically  $\pm 0.05\%$  for unipolar offset) at 25°C. These errors may be trimmed to zero by

connecting external trim potentiometers as shown in Figures 6 and 7.

### POWER SUPPLY SENSITIVITY

Changes in the DC power supplies will affect accuracy. The ADC72 power supply sensitivity is specified for  $\pm 0.003\%$  of FSR /  $\% \Delta V_s$  for  $\pm 15V$  supplies and  $\pm 0.001\%$  of FSR /  $\% \Delta V_s$  for +5V supplies. Normally, regulated power supplies with 1% or less ripple are recommended for use with this ADC. See Layout Precautions, Power Supply Decoupling and Figure 4.

## LAYOUT AND OPERATING INSTRUCTIONS

### LAYOUT PRECAUTIONS

Analog and digital common are not connected internally in the ADC72 but should be connected together as close to the unit as possible, preferably to a large plane under the ADC. If these grounds must be run separately, use wide conductor pattern and a 0.01 $\mu$ F to 0.1 $\mu$ F non-polarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog inputs and digital lines should be minimized by careful layout. The comparator input (Pin 27) is extremely sensitive to noise. Any connection to this point should be as short as possible and shielded by Analog Common or  $\pm 15VDC$  supply patterns.

### POWER SUPPLY DECOUPLING

The power supplies should be bypassed with tantalum capacitors as shown in Figure 4 to obtain noise free operation. These capacitors should be located close to the ADC.

### INPUT SCALING

The analog input should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table II. See Figure 5 for circuit details.




FIGURE 4. Recommended Power Supply Decoupling.




FIGURE 5. ADC72 Input Scaling Circuit.

TABLE II. ADC72 Input Scaling Connections.

Input Signal Range	Output Code	Connect Pin 26 To Pin	Connect Pin 24 To	Connect Input Signal To Pin
±10V	COB or CTC*	27	Input Sig.	24
±5V	COB or CTC*	27	Open	25
±2.5V	COB or CTC*	27	Pin 27	25
0 to +5V	CSB	22	Pin 27	25
0 to +10V	CSB	22	Open	25
0 to +20V	CSB	22	Input Sig.	24

\*Obtained by inverting MSB Pin 1.

## OPTIONAL EXTERNAL GAIN AND OFFSET ADJUSTMENTS

Gain and Offset errors may be trimmed to zero using external gain and offset trim potentiometers connected to the ADC as shown in Figures 6 and 7. Multiturn potentiometers with 100ppm/°C or better TCR's are recommended for minimum drift over temperature and time. These pots may be any value from 10kΩ to 100kΩ. All resistors should be 20% carbon or better. Pin 29 (Gain Adjust) and Pin 27 (Offset Adjust) may be left open if no external adjustment is required.

### ADJUSTMENT PROCEDURE

**OFFSET** - Connect the Offset potentiometer (make sure  $R_1$  is as close to pin 27 as possible) as shown in Figure 6. Sweep the input through the end point transition voltage that should cause an output transition to all bits Off ( $E_{IN}^{OFF}$ ).

Adjust the Offset potentiometer until the actual end point transition voltage occurs at  $E_{IN}^{OFF}$ . The ideal transition voltage values of the input are given in Table I.




FIGURE 6. Two Methods of Connecting Optional Offset Adjust with a 0.4% of FSR Range of Adjustment.

**GAIN** - Connect the Gain adjust potentiometer as shown in Figure 7. Sweep the input through the end point transition voltage that should cause an output transition to all bits on ( $E_{IN}^{ON}$ ). Adjust the Gain potentiometer until the actual end point transition voltage occurs at  $E_{IN}^{ON}$ .

Table I details the transition voltage levels required.




FIGURE 7. Connecting Optional Gain Adjust with a 0.2% Range of Adjustment.

### CONVERT COMMAND CONSIDERATIONS

Convert command resets the converter whenever taken high. This insures a valid conversion on the first conversion after power-up.

Convert command must stay low during a conversion unless it is desired to reset the converter during a conversion.

### ADDITIONAL CONNECTIONS REQUIRED

The ADC72 may be operated at faster speeds for resolutions less than 14 or 13 bits, depending on the model selected, by connecting the Short-Cycle Input, pin 32, as shown in Table III. Conversion speeds, linearity, and resolutions are shown for reference.

TABLE III. Short-Cycle Connections and Specifications for 12- to 14-Bit Resolutions.

Resolution (Bits)	16	14	13	12
Connect Pin 32 to	Open	Pin 15	Pin 14	Pin 13
Maximum Conversion Speed (μsec)(1)	57	50	46.5	43
Maximum Nonlinearity at 25°C (% of FSR)	0.003(2)	0.003(2)	0.006	0.006

#### NOTES:

1. Max. conversion time to maintain specified nonlinearity error.
2. BM and KM models only.

## OUTPUT DRIVE

Normally all ADC72 logic outputs will drive 2 standard TTL loads; however, if long digital lines must be driven, external logic buffers are recommended.

## HEAT DISSIPATION

The ADC72 dissipates approximately 1.3 watts (typical) and the packages have a case-to-ambient thermal resistance ( $\theta_{CA}$ ) of 25°C/W. For operation above 70°C,  $\theta_{CA}$  should be lowered by a heat sink or by forced air over the surface of the package. See Figure 8 for  $\theta_{CA}$  requirement above 70°C. If the converter is mounted on a PC card, improved thermal contact with the copper ground plane under the case can be achieved using a silicone heat sink compound. On a 0.062" thick PC card with a 16 square inch (min.) area, this technique will allow operation to 85°C.




FIGURE 8.  $\theta_{CA}$  Requirement Above 70°C.

## ORDERING INFORMATION

MODEL	TEMPERATURE RANGE	NONLINEARITY
ADC72JM	0°C to +70°C	±0.006% FSR
ADC72KM	0°C to +70°C	±0.003% FSR
ADC72AM	-25°C to +85°C	±0.006% FSR
ADC72BM	-25°C to +85°C	±0.003% FSR



# ADC73 ADC731

## True 16-Bit ANALOG-TO-DIGITAL CONVERTER


### FEATURES

- 16-BIT RESOLUTION WITH TRUE 16-BIT ACCURACY
- LINEARITY ERROR OF LESS THAN  $\pm 0.00075\%$  max (K model)
- OPTIONAL UNITY-GAIN INSTRUMENTATION AMPLIFIER INPUT (ADC731)
- FAST CONVERSION TIME - 170 $\mu$ sec max to  $\pm 0.00075\%$  accuracy (K models)
- USER-SELECTED INPUT RANGES
- VERY-HIGH PERFORMANCE/PRICE RATIO

### DESCRIPTION

The ADC73 and ADC731 are high quality, 16-bit successive approximation analog-to-digital converters that are linear to within  $\pm 0.0015\%$  of full scale range (J models) or  $\pm 0.00075\%$  of full scale range (K models). They combine state-of-the-art monolithic, hybrid, and discrete technologies to establish a new standard in value for true 16-bit A/D converters. Complete with precision internal reference and comparator, ultra-stable clock, and unity-gain instrumentation amplifier input (ADC731), the ADC73 and ADC731 are ready to use. The user-selectable input ranges of  $\pm 5V$ ,  $\pm 10V$ , 0 to  $+10V$ , and 0 to  $+20V$ , short-cycle capability for faster throughput rates, optional instrumentation amplifier input, binary or two's complement codes, parallel and serial outputs, and low price make this versatile converter suitable for a wide range of demanding applications.

Control signals and output data lines are TTL-compatible over the entire operating temperature range. Output data is available as a parallel word or a serial bit stream (MSB first) with corresponding clock and status outputs.



# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$  and rated power supplies unless otherwise noted.

MODEL	ADC73J, ADC731J			ADC73K, ADC731K			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>RESOLUTION</b>			16			16	Bits
<b>INPUT CHARACTERISTICS</b>							
<b>ANALOG</b>							
Voltage Ranges							V
Bipolar		$\pm 5, \pm 10$		*			V
Unipolar(1)		0 to +10, 0 to +20		*			V
Input Impedance, Direct Input							k $\Omega$
0 to +10, $\pm 5\text{V}$		5					k $\Omega$
0 to +20V, $\pm 10\text{V}$		10					k $\Omega$
Differential Amplifier (ADC731 only)							$\Omega \parallel \text{pF}$
Input Impedance, Differential		$10^{10} \parallel 3$					$\Omega \parallel \text{pF}$
Common-mode		$5 \times 10^9 \parallel 3$					V
Common-mode Voltage(2)		$\pm ( V_{CC}  - 3)$					V
CMRR ( $\pm 10\text{V}$ input)(3)		76					dB
<b>DIGITAL (Convert Command)</b>							
Pulse Width	200			*			nsec
Logic "1" Voltage	2.0			*			V
Current			20			*	$\mu\text{A}$
Logic "0" Voltage			0.8			*	V
Current			0.4			*	mA
<b>TRANSFER CHARACTERISTICS</b>							
<b>ACCURACY</b>							
Gain Error(4)		$\pm 0.001$			*		%
Offset Error(4), Unipolar		$\pm 0.001$			*		% of FSR
Bipolar		$\pm 0.001$			*		% of FSR
Linearity Error(5)			$\pm 0.0015$			$\pm 0.00075$	% of FSR
Differential Linearity Error(5)		$\pm 0.0015$	$\pm 0.003$		$\pm 0.00075$	$\pm 0.0015$	% of FSR
Quantization Error			$\pm 0.00075$			$\pm 0.00075$	% of FSR
No Missing Codes Temperature Range	+15		+35	*		*	$^\circ\text{C}$
Differential Ground Potential Error(6)							LSB/mV
Gain		0.01			*		LSB/mV
Offset		0.02			*		LSB/mV
Linearity		0.01			*		LSB/mV
Differential Linearity		0.02			*		LSB/mV
$3\sigma$ Noise (Full Scale)(7)		150	300		*	*	$\mu\text{V}$ , p-p
<b>POWER SUPPLY SENSITIVITY</b>							
Offset, +15VDC			$\pm 0.0005$			*	% of FSR/% $\Delta\text{V}$
-15VDC			$\pm 0.0001$			*	% of FSR/% $\Delta\text{V}$
+5VDC			$\pm 0.0007$			*	% of FSR/% $\Delta\text{V}$
Gain, +15VDC			$\pm 0.00035$			*	% of FSR/% $\Delta\text{V}$
-15VDC			$\pm 0.0012$			*	% of FSR/% $\Delta\text{V}$
+5VDC			$\pm 0.0004$			*	% of FSR/% $\Delta\text{V}$
<b>CONVERSION TIME(8)</b>							
		150	170		*	*	$\mu\text{sec}$
<b>WARM-UP TIME (To rated accuracy)</b>							
		15			*		minutes
<b>TEMPERATURE DRIFT (Including Internal Reference)</b>							
Gain			$\pm 10$			*	ppm/ $^\circ\text{C}$
Offset, Unipolar			$\pm 2$			*	ppm of FSR/ $^\circ\text{C}$
Bipolar			$\pm 5$			*	ppm of FSR/ $^\circ\text{C}$
Linearity		$\pm 0.5$	$\pm 2$		*	*	ppm of FSR/ $^\circ\text{C}$
Differential Linearity		$\pm 0.5$	$\pm 2$		*	*	ppm of FSR/ $^\circ\text{C}$
<b>LONG TERM STABILITY</b>							
Gain (Exclusive of Reference)		$\pm 30$			*		ppm/ $10^3$ hr
Offset, (Exclusive of Reference), Bipolar		$\pm 30$			*		ppm of FSR/ $10^3$ hr
Unipolar		$\pm 5$			*		ppm of FSR/ $10^3$ hr
Linearity		$\pm 3.7$	$\pm 7.5$		*	*	ppm of FSR/ $10^3$ hr
Reference		$\pm 50$			*		ppm/ $10^3$ hr




## ELECTRICAL (CONT)

MODEL	ADC73J, ADC731J			ADC73K, ADC731K			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>OUTPUT CHARACTERISTICS</b>							
<b>DIGITAL</b>							
Data Codes (Positive True Logic)	USB, BOB, BTC			•			
Parallel(9)	USB, BOB			•			
Serial (NRZ)(9)	Logic "1" During Conversion			•			
Status				•			
Internal Clock				•			
Frequency	113			•			kHz
Clock Adjust Range	±20			•			%
Logic Levels				•			
Logic "1" Voltage	2.4			•			V
Current			0.4			•	mA
Logic "0" Voltage			0.4			•	V
Current			3.2			•	mA
<b>INTERNAL REFERENCE</b>							
Voltage	+5.9988	+6.0000	+6.0012	•	•	•	V
Source Current Available for External Loads	4.0			•			mA
Temperature Drift			±5			•	ppm/°C
<b>POWER SUPPLY REQUIREMENTS</b>							
Voltage, +15VDC	+14.5	+15	+15.5	•	•	•	V
-15VDC	-14.5	-15	-15.5	•	•	•	V
+5VDC	+4.75	+5	+5.25	•	•	•	V
Current, +15VDC		---	60			•	mA
-15VDC		---	65			•	mA
+5VDC		---	130			•	mA
<b>POWER DISSIPATION</b>							
		---	2.5		•	•	W
<b>TEMPERATURE RANGE</b>							
Specification	0		+70	•		•	°C
Storage	-55		+100	•		•	°C

### NOTES:

- Maximum input voltage of ADC731 differential buffer input is ±10V.
- V<sub>cc</sub> is value of supply voltage connected to +15V and -15V power supply pins.
- See CMRR versus frequency performance curve.
- Adjustable to zero with internal potentiometers. FSR = Full Scale Range.
- As adjusted at the factory. Periodic recalibration is performed by following the adjustment procedure in the Installation and Operating Instructions.
- Effect on output of DC voltage differential being present between analog and digital grounds. Measured with 10V Full Scale Range input and up to 175mVDC between grounds.
- For 20V FSR input voltage. Noise is directly proportional to user-selected FSR.
- Conversion time can be reduced to 120µsec. See Typical Performance Curves for accuracy versus conversion time. Conversion time and resolution may also be reduced by "short-cycling". See Installation and Operating Instructions.
- BOB = Bipolar Offset Binary, USB = Unipolar Straight Binary, BTC = Bipolar Two's Complement.

## MECHANICAL



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	4.590	4.810	116.59	117.09
B	2.990	3.010	75.95	76.45
C	.380	.400	9.65	10.16
D	.022	.028	0.56	0.71
E	.290	.310	7.37	7.87
G	.100 BASIC		2.54 BASIC	
H	.540	.560	13.72	14.22
L	.100 BASIC		2.54 BASIC	
M	.290	.310	7.37	7.87
P	1.46	1.54	37.08	39.11
R	.180	.200	4.57	5.08
S	.090	.110	2.29	2.79
T	2.95	2.97	74.93	75.44
U	3.990	4.010	101.35	101.85
V	.065	.085	1.65	2.16
W	.140	.160	3.56	4.06
Y	.235	.255	5.97	6.48
Z	2.285	2.305	58.04	58.55


## PIN DESIGNATIONS

±15V Return(1)	1B	1T	±15V Return(1)	Bit 15	25B	25T	Bit 16 (LSB)
-15V Supply	2B	2T	-15V Supply	Bit 13	26B	26T	Bit 14
+15V Supply	3B	3T	+15V Supply	Bit 11	27B	27T	Bit 12
IN1	4B	4T	-Instr Amp Input	Bit 9	28B	28T	Bit 10
IN2	5B	5T	Instr Amp Output	Bit 7	29B	29T	Bit 8
IN3	6B	6T	+Instr Amp Input	Bit 5	30B	30T	Bit 6
NC(2)	7B	7T	NC(2)	Bit 3	31B	31T	Bit 4
+6V Ref Out	8B	8T	+6V Ref Out	Bit 1 (MSB)	32B	32T	Bit 2
Analog Gnd(1)	9B	9T	Analog Gnd(1)	Serial Out	33B	33T	Bit 1 (MSB)
NC	10B	10T	NC	Status Out	34B	34T	Clock Out
NC	11B	11T	NC	Short Cycle	35B	35T	Convert Command
NC	12B	12T	Clock Control	+5V Return	36B	36T	+5V Supply


### NOTES:

1. ±15V Return (Pins 1T, 1B) is internally connected to Analog Gnd (Pins 9T, 9B) in ADC731.
2. Internally connected to Pins 8T, 8B.
3. Not internally connected on ADC73 models.




## PC BOARD MOUNTING DETAILS (component side)



## CONNECTION DIAGRAM



## TYPICAL PERFORMANCE CURVES



# DISCUSSION OF SPECIFICATIONS AND PERFORMANCE

## ACCURACY

The accuracy of a successive approximation A/D converter is described by the transfer function shown in Figure 1. All successive approximation A/D converters have an inherent quantization error of  $\pm 1/2\text{LSB}$ . The remaining errors in the A/D converter are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and the scaling networks, power supply rejection, and reference errors. In summary, these errors consist of initial errors including gain, offset, linearity, differential linearity, and power supply sensitivity. Initial gain and offset errors are adjusted to zero at the factory prior to shipment. Periodic recalibration may be performed by the user as needed. Gain drift over temperature rotates the transfer characteristic (Figure 1) about the zero or -FS point (all bits OFF) and offset drift shifts the transfer characteristic left or right. The linearity error has also been adjusted to within  $\pm 1/2\text{LSB}$  at the factory and, like gain and offset error, is user adjustable. Linearity error is the deviation of an actual bit transition from ideal transition value at any level over the range of the A/D converter. A differential linearity error of  $\pm 1/2\text{LSB}$  means that the width of each bit step over the

input range of the A/D converter is  $1\text{LSB} \pm 1/2\text{LSB}$ . The ADC73 and ADC731 are also guaranteed to have no missing codes from  $+15^\circ\text{C}$  to  $+35^\circ\text{C}$ .

## TIMING CONSIDERATIONS

The timing diagram shown in Figure 2 illustrates by a specific example the timing of the A/D logic. It shows how an analog input voltage is converted to the output digital word 0110 0111 0110 1001.

## DEFINITION OF DIGITAL CODES

The user may select one of three available codes for the ADC73 or ADC731 parallel output. They are unipolar straight binary (USB) for unipolar input ranges, bipolar offset binary (BOB), and bipolar two's complement (BTC) for bipolar input voltage ranges. Table 1 shows the LSB voltage, transition voltages and code definitions for each possible analog input signal range for 14-, 15-, and 16-bit resolutions.

Two serial data output codes are available, USB and BOB. The serial data is available as each bit is being converted with the MSB being output first. The serial data is synchronized with the internal clock as shown in the timing diagram of Figure 2. The LSB and transition voltages shown in Table 1 also apply to the serial data output except for the BTC code.




FIGURE 1. Input vs Output for an Ideal Bipolar A/D Converter.




FIGURE 2. ADC73/731 Timing Diagram.

TABLE I. Input Voltages, Transition Values, LSB Value and Code Definitions.

INPUT VOLTAGE - RANGE AND LSB VALUES					
Analog Input Voltage Range		$\pm 10V$	$\pm 5V$	0 to +10V	0 to +20V
Code Designation		BOB(1) or BTC(2)	BOB(1) or BTC(2)	USB(3)	USB(3)
One Least Significant Bit (LSB)	FSR $\frac{20V}{2^n}$	$\frac{20V}{2^n}$	$\frac{10V}{2^n}$	$\frac{10V}{2^n}$	$\frac{20V}{2^n}$
	n = 14	1.22mV	610 $\mu$ V	610 $\mu$ V	1.22mV
	n = 15	610 $\mu$ V	305 $\mu$ V	305 $\mu$ V	610 $\mu$ V
	n = 16	305 $\mu$ V	153 $\mu$ V	153 $\mu$ V	305 $\mu$ V
Transition Values(4)					
MSB LSB					
1111 ... 1111	+Full Scale	+10V-3/2LSB	+5V-3/2LSB	+10V-3/2LSB	+20-3/2LSB
1000 ... 0000	Mid Scale	0 $\pm$ 1/2LSB	0 $\pm$ 1/2LSB	+5V $\pm$ 1/2LSB	+10 $\pm$ 1/2LSB
0000 ... 0000	-Full Scale	-10V+1/2LSB	-5V+1/2LSB	0+1/2LSB	0+1/2LSB
1. BOB = Bipolar Offset Binary		4. Nominal voltages for transition to code specified.			
2. BTC = Binary Two's Complement					
3. USB = Unipolar Straight Binary					

# INSTALLATION AND OPERATING INSTRUCTIONS

## MOUNTING

Mounting on a printed circuit board is accomplished using the female printed circuit connectors supplied with each A/D converter. Mount the A/D converter with two #4 external tooth lockwashers and two #4-40 machine screws. Refer to the mounting instructions. Be sure to leave clearance for screwdriver adjustment of the trim potentiometers.

## PC LAYOUT CONSIDERATIONS

The metal case (ADC73 and ADC731) is connected internally to the  $\pm 15V$  Rtn pins (1B and 1T). Care must

be taken to prevent other printed circuit conductors from making electrical contact with the case. In order to avoid ground loop paths, the case itself should not be connected to any other local power supply returns.

Coupling between digital signal paths and the analog inputs, IN1, IN2, IN3 and +Amp In and -Amp In (ADC731) should be minimized by careful layout separation and/or ground plane shielding.

In addition to the power supply connections, other connections to the A/D converter should be limited to digital inputs and outputs with a single digital common return path and the analog input.




FIGURE 3. ADC731 Power Supply Connections.

## POWER SUPPLY CONNECTIONS

### ADC731

Analog Gnd (pins 9B, 9T) and  $\pm 15V$  Rtn (pins 1B, 1T) are connected together internally.  $\pm 15V$  Rtn and  $+5V$  Rtn (pin 36B) are not connected internally. These supply return lines should be connected together as close to the unit as possible. If  $\pm 15V$  Rtn and  $+5V$  Rtn are connected together at a system common point a significant distance from the pins, use a  $0.01\mu F$  to  $0.1\mu F$  nonpolarized bypass capacitor between these pins as close to the pins as possible. Refer to Differential Ground Potential Error in Electrical Specification table.

Power supply decoupling capacitors should be used as shown in Figure 3 and located as close as possible to the pins. Use  $1\mu F$  tantalum or electrolytic capacitors. Parallel electrolytic capacitors with  $0.01\mu F$  ceramic capacitors for best high frequency decoupling.

### ADC73

Analog Gnd and  $\pm 15V$  Rtn pins are not connected internally on this model to permit a separate analog input signal return sense connection. Input signal connections are described in a following section.

Comments made for ADC731 power supply connections also apply to the ADC73. Refer to Figure 4.




FIGURE 4. ADC73 Power Supply Connections.

## SEPARATE POWER SUPPLIES

Because the effectiveness of high resolution A/D converters can be reduced by small amounts of noise, separate floating supplies may be needed for applications in environments with high electrical noise. These supplies and their return paths should be connected to the A/D converter only. Some experimentation with extra shielding and alternative return configurations may be necessary in extreme circumstances.

## INPUT CONNECTIONS

### ADC73

Analog input signals to ADC73 are connected directly to low impedance inputs ( $5k\Omega$  and  $10k\Omega$ ). The user may select unipolar or bipolar, 10V or 20V full scale ranges as illustrated in Figure 5.

### ADC731

ADC731 has a precision high impedance differential input buffer. The user may select a unipolar range of 0 to +10V or bipolar ranges of  $\pm 5V$  or  $\pm 10V$  as illustrated in Figure 6. Note that signal input voltage  $V_{IN}$  plus the common-mode voltage is limited to  $\pm 10V$  for the bipolar connection and +10V for the unipolar connections.




FIGURE 5. Signal Input Connections for ADC73.

## CALIBRATION

The relative accuracy of ADC73 and ADC731 is adjusted to within specification at the factory. Offset and Gain may need to be adjusted after the A/D converter is installed and, after extended periods of time, recalibration will be necessary.




FIGURE 6. Signal Input Connections for ADC731.

Six potentiometers are built into the ADC73 and ADC731 for adjusting Offset (1 potentiometer), Gain (1 potentiometer), and Linearity (4 potentiometers). Linearity is adjusted in the first 4MSB's by adjusting the currents in bits 1(MSB), 2, 3, and 4. Refer to Table II for the transition voltages to be applied to the input appropriate to the input range being used. All input voltages should be set within  $\pm 10\mu V$  of the ideal voltage.



Procedure for full calibration (Offset, Linearity, and Gain):

1. Set the input voltage to the transition voltage for offset calibration. Adjust the Offset potentiometer until the transition to 0001<sub>16</sub> from 0000<sub>16</sub> occurs 50% of the time with repeated conversions.
2. Set the input to the transition voltage for the Gain/Cal adjustment listed in Table II. Adjust the Gain potentiometer until the transition to 0FFF<sub>16</sub> from 0FFE<sub>16</sub> occurs 50% of the time with repeated conversions. If bit 4 should turn on such that the codes 1FFF<sub>16</sub> and 1FFE<sub>16</sub> occur, adjust potentiometer labeled bit 4 so that bit 4 (pin 31T) does not turn on.
3. Set the input to the bit 4 transition voltage of Table II. Adjust the potentiometer labeled bit 4 until the transition to 1001<sub>16</sub> from 1000<sub>16</sub> occurs 50% of the time with repeated conversions.
4. Set the input to the transition voltage for bit 3. Adjust potentiometer labeled bit 3 until the transition to 2001<sub>16</sub> from 2000<sub>16</sub> occurs 50% of the time with repeated conversions.
5. Set the input to the transition voltage for bit 2. Adjust the potentiometer labeled bit 2 until the transition to 4001<sub>16</sub> from 4000<sub>16</sub> occurs 50% of the time with repeated conversions.
6. Set the input to the transition voltage for bit 1. Adjust the potentiometer labeled bit 1 until the transition to 8001<sub>16</sub> from 8000<sub>16</sub> occurs 50% of the time with repeated conversions.
7. Set the input to the transition voltage for Gain calibration. Adjust the potentiometer labeled Gain until transition to FFFF<sub>16</sub> from FFFE<sub>16</sub> occurs 50% of the time with repeated conversions.

If adjusting only Offset and Gain, perform only steps 1 and 7, in that order.

TABLE II. Calibration Values for ADC73 and ADC731.

Input Voltage Range	0 to +10V	0 to +20V	+5V	+10V
<b>POTENTIOMETER ADJUST</b>				
Transition Codes <sup>(1)</sup>	Transition voltages for 16-bit resolution <sup>(2)</sup>			
Offset to 0001 <sub>16</sub> from 0000 <sub>16</sub>	0.000076V	0.000153V	-4.99924V	-9.999847V
Gain/Cal <sup>(3)</sup> to 0FFF <sub>16</sub> from 0FFE <sub>16</sub>	0.624771V	1.249542V	-4.375229V	-8.750458V
Bit 4 to 1001 <sub>16</sub> from 1000 <sub>16</sub>	0.625076V	1.250153V	-4.374924V	-8.7498747V
Bit 3 to 2001 <sub>16</sub> from 2000 <sub>16</sub>	1.250076V	2.500153V	-3.749924V	-7.499847V
Bit 2 to 4001 <sub>16</sub> from 4000 <sub>16</sub>	2.500076V	5.000153V	-2.499924V	-4.999847V
Bit 1 to 8001 <sub>16</sub> from 8000 <sub>16</sub>	5.000076V	10.000153V	0.000076V	0.000153V
Gain to FFFF <sub>16</sub> from FFFE <sub>16</sub>	9.999771V	19.999542V	4.999771V	9.999542V

1. Positive true codes, Bipolar Offset Binary or Unipolar Straight Binary.
2. Voltages given are the nominal value for transition to the code shown.
3. This transition code used only prior to linearity error adjustment.

## OPTIONAL CONVERSION TIME ADJUSTMENT

ADC73 and ADC731 may be operated at faster or slower conversion rates by connecting the Clock Control pin (12T) to a positive voltage between 0 and +15V as shown in Figure 7. The conversion time range is typically from 120 $\mu$ sec (12T at +15V) to 190 $\mu$ sec (12T tied to +15V Rtn), see Typical Performance Curves. If pin 12T is left open, the conversion time is typically 150 $\mu$ sec. Figure 7 illustrates the circuit used for conversion rate control. The potentiometer is a non-critical component.




FIGURE 7. Clock Rate Control.

## CHANGING RESOLUTION BY SHORT CYCLING

The ADC73 and ADC731 may be short cycled to lower resolutions and higher conversion rates by connecting the Short Cycle pin (35B) to the appropriate bit output as listed in Table III.

TABLE III. Connections for Short-Cycling Resolution Conversions.

Resolution (bits)	16	15	14	13	12
Connect pin 35B* to	Open	25T	25B	26T	26B
Connect pin 12T to	Open	Open	Open	Open	Open
Typical Conversion Time with pin 12T open $\mu$ sec <sup>†</sup>	150	141	132	123	114

\*For resolutions less than 16 bits also connect pin 35B through a 2k $\Omega$  resistor to +5V.



# ADC76

## 16-Bit Hybrid ANALOG-TO-DIGITAL CONVERTER

### FEATURES


- 16-BIT RESOLUTION
- LINEARITY ERROR  $\pm 0.003\%$  MAX (KG)
- COMPACT DESIGN  
32-Pin Ceramic Package
- LOW COST
- 15 $\mu$ s CONVERSION TIME (14-BIT)
- SERIAL AND PARALLEL OUTPUTS

### DESCRIPTION

The ADC76 is a low cost, high quality, 16-bit successive approximation analog-to-digital converter. The ADC76 uses state-of-the-art IC and laser-trimmed thin-film components and is packaged in a convenient 32-pin dual-in-line package. The converter is complete with internal reference, short cycling capabilities, serial output, and thin-film scaling resistors, which allows selection of analog input ranges of  $\pm 2.5V$ ,  $\pm 5V$ ,  $\pm 10V$ , 0 to  $+5V$ , 0 to  $+10V$  and 0 to  $+20V$ .

Data is available in parallel and serial form with corresponding clock and status output. All digital inputs and outputs are DTL/TTL compatible.

Power supply voltages are  $\pm 15VDC$  and  $+5VDC$ .



# THEORY OF OPERATION

The accuracy of a successive approximation A/D converter is described by the transfer function shown in Figure 1. All successive approximation A/D converters have an inherent Quantization Error of  $\pm 1/2$ LSB. The remaining errors in the A/D converter are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, power supply rejection, and reference errors. In summary, these errors consist of initial errors including Gain, Offset, Linearity, Differential Linearity, and Power Supply Sensitivity. Initial Gain and Offset errors may be adjusted to zero. Gain drift over temperature rotates the line (Figure 1) about the zero or minus full scale point (all bits Off) and Offset drift shifts the line left or right over the operating temperature range. Linearity error is unadjustable and is the most meaningful indicator of A/D converter accuracy. Linearity error is the deviation of an actual bit transition from the ideal transition value at any level over the range of the A/D converter. A Differential Linearity error of  $\pm 1/2$ LSB means that the width of each bit step over the range of the A/D converter is  $1/2$ LSB.

The ADC76 is also Monotonic, assuring that the output digital code either increases or remains the same for increasing analog input signals. Burr-Brown also guarantees that this converter will have no missing codes over




FIGURE 1. Input vs Output for an Ideal Bipolar A/D Converter.

a specified temperature range when short cycled for 14-bit operation.

## TIMING CONSIDERATIONS

The timing diagram in Figure 2 assumes an analog input such that the positive true digital word 1001 1000 1001 0110 exists. The output will be complementary as shown in Figure 2 (0110 0111 0110 1001 is the digital output). Figures 3 and 4 are timing diagrams showing the relationship of serial data to clock and valid data to status.




FIGURE 2. ADC76 Timing Diagram.




FIGURE 3. Timing Relationship of Serial Data to Clock.




FIGURE 4. Timing Relationship of Valid Data to Status.

## DIGITAL CODES

### Parallel Data

Two binary codes are available on the ADC76 parallel output; they are complementary (logic "0" is true) straight binary (CSB) for unipolar input signal ranges and complementary offset binary (COB) for bipolar input signal ranges. Complementary two's complement (CTC) may be obtained by inverting MSB (pin 1).

Table I shows the LSB, transition values, and code definitions for each possible analog input signal range for 12-, 13- and 14-bit resolutions. Figure 5 shows the connections for 14-bit resolution, parallel data output, with  $\pm 10V$  input.

### Serial Data

Two straight binary (complementary) codes are available on the serial output line; they are CSB and COB. The serial data is available only during conversion and synchronous with MSB occurring first. The serial data is synchronous with the internal clock as shown in the timing diagrams of Figures 2 and 3. The LSB and transition values shown in Table I also apply to the serial data output except for the CTC code.




FIGURE 5. ADC76 Connections for:  $\pm 10V$  Analog Input, 14-Bit Resolution (Short-Cycled), Parallel Data Output.

TABLE I. Input Voltages, Transition Values, LSB Values, and Code Definitions.

Binary (BIN) Output	INPUT VOLTAGE RANGE AND LSB VALUES						
	Defined As:	±10V	±5V	±2.5V	0 to +10V	0 to +5V	0 to +20V
Analog Input Voltage Range							
Code Designation		COB(1) or CTC(2)	COB(1) or CTC(2)	COB(1) or CTC(2)	CSB(3)	CSB(3)	CSB(3)
One Least Significant Bit (LSB)	FSR $2^n$ n = 12 n = 13 n = 14	20V $2^n$ 4.88mV 2.44mV 1.22mV	10V $2^n$ 2.44mV 1.22mV 610μV	5V $2^n$ 1.22mV 610μV 305μV	10V $2^n$ 2.44mV 1.22mV 610μV	5V $2^n$ 1.22mV 610μV 305μV	20V $2^n$ 4.88mV 2.44mV 1.22mV
Transition Values							
MSB LSB 000...000(4)	+Full Scale	+10V -3/2LSB	+5V -3/2LSB	+2.5V -3/2LSB	+10V -3/2LSB	+5V -3/2LSB	+20V -3/2LSB
011...111	Mid Scale	0	0	0	+5V	+2.5V	+10V
111...110	-Full Scale	-10V +1/2LSB	-5V +1/2LSB	-2.5V +1/2LSB	0 + 1/2LSB	0 + 1/2LSB	0 + 1/2LSB

(1)COB = Complementary Offset Binary (3)CSB = Complementary Straight Binary  
(2)CTC = Complementary Two's Complement - obtained by inverting the most significant bit. MSB (pin 1). (4)Voltages given are the nominal value for transition to the code specified.

## SPECIFICATIONS

### ELECTRICAL

At +25°C and rated power supplies unless otherwise noted.

MODEL	ADC76KG			ADC76JG			UNITS	
	. MIN	TYP	MAX	MIN	TYP	MAX		
<b>RESOLUTION</b>			16			*	Bits	
<b>ANALOG INPUTS</b>								
Voltage Ranges: Bipolar Unipolar		±2.5, ±5, ±10 0 to +5, 0 to +10, 0 to +20			*	*	V V	
Impedance (Direct Input)					*	*	kΩ	
0 to +5V, ±2.5V		2.5			*	*	kΩ	
0 to +10V, ±5.0V		5			*	*	kΩ	
0 to +20V, ±10V		10			*	*	kΩ	
<b>DIGITAL INPUTS<sup>(1)</sup></b>								
Convert Command Logic Loading		Positive pulse 50ns wide (min) trailing edge ("1" to "0" initiates conversion)					*	TTL Load
<b>TRANSFER CHARACTERISTICS</b>								
<b>ACCURACY</b>					*	*	%	
Gain Error <sup>(2)</sup>		±0.1	±0.2		*	*	% of FSR <sup>(3)</sup>	
Offset Error: Unipolar <sup>(2)</sup>		±0.05	±0.1		*	*	% of FSR	
Bipolar <sup>(2)</sup>		±0.1	±0.2		*	*	% of FSR	
Linearity Error			±0.003		*	±0.006	% of FSR	
Inherent Quantization Error		±1/2			*	*	LSB	
Differential Linearity Error		±0.003			*	*	% of FSR	
Noise (3σ, p-p)		±0.003			*	*	% of FSR	
<b>POWER SUPPLY SENSITIVITY</b>					*	*	% of FSR/%V <sub>S</sub>	
±15VDC		0.003			*	*	% of FSR/%V <sub>S</sub>	
+5VDC		0.001			*	*	% of FSR/%V <sub>S</sub>	
<b>CONVERSION TIME<sup>(4)</sup> (14 Bits)</b>			15			*	μs	
<b>WARM-UP TIME</b>	5			*			Min	
<b>DRIFT</b>						*	ppm/°C	
Gain			±15			*	ppm of FSR/°C	
Offset: Unipolar		±2	±4		*	*	ppm of FSR/°C	
Bipolar			±10		*	*	ppm of FSR/°C	
Linearity		±2	±3		*	*	ppm of FSR/°C	
No Missing Codes Temp Range						*	°C	
KG (14-bit)	+10		+40	0		50	°C	
JG (13-bit)							°C	

## ELECTRICAL (CONT)


At +25°C and rated power supplies unless otherwise noted.

MODEL	ADC76KG			ADC76JG			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>OUTPUT</b>							
<b>DIGITAL DATA</b> (All codes complementary)							
Parallel Output Codes <sup>(6)</sup> : Unipolar		CSB			*		
Bipolar		COB, CTC <sup>(6)</sup>			*		
Output Drive			2		*	*	TTL Loads
Serial Data Code (NRZ)		CSB, COB			*	*	TTL Loads
Output Drive			2		*	*	TTL Loads
Status		Logic "1" during conversion			*	*	TTL Loads
Status Output Drive			2		*	*	TTL Loads
Internal Clock: Clock Output Drive			2		*	*	TTL Loads
Frequency <sup>(7)</sup>	933		1400	*	*	*	kHz
<b>POWER SUPPLY REQUIREMENTS</b>							
Power Consumption		0.525			*	*	W
Rated Voltage: Analog	±14.5	±15	±15.5	*	*	*	VDC
Digital	+4.75	+5	+5.25	*	*	*	VDC
Supply Drain: +15VDC		+14			*	*	mA
-15VDC		-17			*	*	mA
+5VDC		+10			*	*	mA
<b>TEMPERATURE RANGE</b>							
Specification	0		+70	*		*	°C
Storage	-55		+125	*		*	°C

\*Specification same as ADC76KG.

NOTES: (1) DTL/TTL compatible, i.e., Logic "0" = 0.8V, max, Logic "1" = 2.0V, min for inputs. For digital outputs Logic "0" = 0.4V, max, Logic "1" = 2.4V, min. (2) Adjustment to zero. See "Optional External Gain and Offset Adjustment" section. (3) FSR means Full Scale Range. For example, unit connected for ±10V range has 20V FSR. (4) Conversion time may be shortened with "Short Cycle" set for lower resolution and with use of Clock Rate Control. See "Optional Conversion Time Adjustment" section. The Clock Rate Control (pin 23) should be connected to Digital Common for specified conversion time. Short Cycle (pin 32) should be left open for 16-bit resolution or connected to the n + 1 digital output for n-bit resolution. For example, connect Short Cycle to Bit 15 (pin 15) for 14-bit resolution. For resolutions less than 16 bits, pin 32 should also be tied to +5V through a 2kΩ resistor. (5) See Table I. CSB—Complementary Straight Binary, COB—Complementary Offset Binary, CTC—Complementary Two's Complement. (6) CTC coding obtained by inverting MSB (pin 1). (7) Adjustable with Clock Rate Control from approximately 933kHz to 1.4MHz. See Figures 13 and 14 and Table III.

## MECHANICAL





DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.675	1.712	42.68	43.48
B	1.075	1.101	27.41	27.97
C	.120	.210	4.57	5.33
D	.218	.220	.41	.51
F	.248	.255	1.14	1.40
G	.100 BASIC		2.54 BASIC	
H	.089	.100	2.26	2.54
J	.009	.012	.23	.30
K	.300	.210	6.08	5.33
L	.800 BASIC		20.32 BASIC	
N	.018	.025	.36	.51


NOTE: Leads in true position within 0.010" (0.25mm) R at MMC at seating plane.

Pin numbers shown for reference only. Numbers may not be marked on package.



CASE: Ceramic  
 MATING CONNECTOR: 2302MC  
 WEIGHT: 13 grams (0.46 oz.)  
 HERMETICITY: Conforms to Method 1014, Condition C, Step 1 (fluorocarbon) of MIL-STD-883 (gross leak).



## CONNECTION DIAGRAM



## TYPICAL PERFORMANCE CURVES



## DISCUSSION OF SPECIFICATIONS

The ADC76 is specified to meet critical performance criteria for a wide variety of applications. The most critical specifications for an A/D converter are linearity, drift, gain and offset errors, and conversion speed effects on accuracy. This ADC is factory-trimmed and tested for all critical key specifications.

### GAIN AND OFFSET ERROR

Initial Gain and Offset errors are factory-trimmed to typically  $\pm 0.1\%$  of FSR ( $\pm 0.05\%$  for unipolar offset) at  $25^\circ\text{C}$ . These errors may be trimmed to zero by connecting external trim potentiometers as shown in Figures 10 and 11.

### POWER SUPPLY SENSITIVITY

Changes in the DC power supply voltages will affect accuracy. The ADC76 power supply sensitivity is specified at  $\pm 0.003\%$  of FSR/ $\%V_s$  for the  $\pm 15\text{V}$  supplies and  $\pm 0.0015\%$  of FSR/ $\%V_s$  for the  $+5\text{V}$  supply. Normally,

regulated power supplies with 1% or less ripple are recommended for use with this ADC. See Layout Precautions, Power Supply Decoupling, and Figure 7.

### LINEARITY ERROR

Linearity error is not adjustable and is the most meaningful indicator of A/D converter accuracy. Linearity is the deviation of an actual bit transition from the ideal transition value at any level over the range of the A/D converter.

### DIFFERENTIAL LINEARITY ERROR

Differential linearity describes the step size between transition values. A differential linearity error of  $\pm 0.003\%$  of FSR indicates that the size of any step may not vary from the ideal step size by more than 0.003% of Full Scale Range.

## ACCURACY VERSUS SPEED

In successive approximation A/D converters, the conversion speed affects linearity and differential linearity errors. Conversion speed and its effect on linearity and differential linearity errors for the ADC76 are shown in Figure 6.




FIGURE 6. Linearity and Differential Linearity Versus Conversion Time.

## LAYOUT AND OPERATING INSTRUCTIONS

### LAYOUT PRECAUTIONS

Analog and digital common are not connected internally in the ADC76, but should be connected together as close to the unit as possible, preferably to a large plane under the ADC. If these grounds must be run separately, use wide conductor pattern and a 0.01  $\mu$ F to 0.1  $\mu$ F nonpolarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog inputs and digital lines should be minimized by careful layout. The comparator input (pin 27) is extremely sensitive to noise. Any connection to this point should be as short as possible and shielded by Analog Common or  $\pm 15$ VDC supply patterns.

### POWER SUPPLY DECOUPLING

The power supplies should be bypassed with tantalum or electrolytic capacitors as shown in Figure 7 to obtain noise free operation. These capacitors should be located close to the ADC.




FIGURE 7. Recommended Power Supply Decoupling.

## INPUT SCALING

The analog input should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table II. See Figure 8 for circuit details.

TABLE II. ADC76 Input Scaling Connections.

Input Signal Range	Output Code	Connect Pin 26 To Pin	Connect Pin 24 To	Connect Input Signal To Pin
$\pm 10$ V	COB or CTC*	27	Input Sig.	24
$\pm 5$ V	COB or CTC*	27	Open	25
$\pm 2.5$ V	COB or CTC*	27	Pin 27	25
0 to +5V	CSB	22	Pin 27	25
0 to +10V	CSB	22	Open	25
0 to +20V	CSB	22	Input Sig.	24

\*Obtained by inverting MSB (pin 1).




FIGURE 8. ADC76 Input Scaling Circuit.

### OUTPUT DRIVE

Normally all ADC76 logic outputs will drive two standard TTL loads; however, if long digital lines must be driven, external logic buffers are recommended.

### INPUT IMPEDANCE

The input signal to the ADC76 should be a low impedance, such as the output of an op amp to avoid any errors due to the relatively low input impedance of the ADC76. If this impedance is not low, a buffer amplifier should be added between the input signal and the direct input to the ADC76 as shown in Figure 9.




FIGURE 9. Source Impedance Buffering.

### OPTIONAL EXTERNAL GAIN AND OFFSET ADJUSTMENTS

Gain and Offset errors may be trimmed to zero using external gain and offset trim potentiometers connected to the ADC as shown in Figures 10 and 11. Multiturn potentiometers with 100ppm/ $^{\circ}$ C or better TCRs are recommended for minimum drift over temperature and



time. These pots may be any value from 10kΩ to 100kΩ. All resistors should be 20% carbon or better. Pin 29 (Gain Adjust) and pin 27 (Offset Adjust) may be left open if no external adjustment is required; however, pin 29 should always be bypassed with 0.01μF to Analog Common.




FIGURE 10. Two Methods of Connecting Optional Offset Adjust.




FIGURE 11. Connecting Optional Gain Adjust.

### ADJUSTMENT PROCEDURE

**Offset**—Connect the Offset potentiometer (make sure  $R_1$  is as close to pin 27 as possible) as shown in Figure 10. Sweep the input through the end point transition voltage that should cause an output transition to all bits off ( $E_{1N}^{OFF}$ ), Figure 1.

Adjust the Offset potentiometer until the actual end point transition voltage occurs at ( $E_{1N}^{OFF}$ ). The ideal transition voltage values of the input are given in Table I.

**Gain**—Connect the Gain adjust potentiometer as shown in Figure 11. Sweep the input through the end point transition voltage that should cause an output transition to all bits on ( $E_{1N}^{ON}$ ). Adjust the Gain potentiometer until the actual end point transition voltage occurs at ( $E_{1N}^{ON}$ ).

Table I details the transition voltage levels required.

### CONVERT COMMAND CONSIDERATIONS

Convert command resets the converter whenever taken high. This insures a valid conversion on the first conversion after power-up.

Convert command must stay low during a conversion unless it is desired to reset the converter during a conversion.

### OPTIONAL CONVERSION TIME ADJUSTMENT

The ADC76 may be operated with faster conversion times for resolutions less than 14 bits by connecting the Short Cycle (pin 32) as shown in Table III. Typical conversion times for the resolution and connections are indicated.

TABLE III. Short Cycle Connections for 12- to 16-Bit Resolutions.

Resolution (Bits)	16	15	14	13	12
Connect Pin 32 to	Open	Pin 16	Pin 15	Pin 14	Pin 13
Typical Conversion Time	17μs	16μs	15μs	13μs	12μs

Clock Rate Control may be connected to an external multiturn trim potentiometer with a TCR of  $\pm 10\text{ppm}/^\circ\text{C}$  or less as shown in Figure 12. The typical conversion time versus the Clock Rate Control voltage is shown in Figure 13. The effect of varying the conversion time and the resolution on Linearity Error and Differential Linearity Error is shown in Figure 6.




FIGURE 12. Clock Rate Control, Optional Fine Adjust.




FIGURE 13. Conversion Time vs Clock Rate Control Voltage.



# ADC76JM, KM ADC76AM, BM

## 16-Bit Hybrid ANALOG-TO-DIGITAL CONVERTER

### FEATURES

- 16-BIT RESOLUTION
- LINEARITY ERROR  $\pm 0.003\%$  MAX (KM, BM)
- NO MISSING CODES GUARANTEED FROM  $0^{\circ}\text{C}$  TO  $+70^{\circ}\text{C}$
- $15\mu\text{s}$  CONVERSION TIME (14-BIT)
- SERIAL AND PARALLEL OUTPUTS
- COMPACT DESIGN  
32-pin Hermetic Metal Package
- LOW COST


### DESCRIPTION

The ADC76 is a low cost, high quality, 16-bit successive approximation analog-to-digital converter. The ADC76 uses state-of-the-art IC and laser-trimmed thin-film components and is packaged in a convenient 32-pin dual-in-line package. The converter is complete with internal reference, short cycling capabilities, serial output, and thin-film scaling resistors, which allows selection of analog input ranges of  $\pm 2.5\text{V}$ ,  $\pm 5\text{V}$ ,  $\pm 10\text{V}$ ,  $0$  to  $+5\text{V}$ ,  $0$  to  $+10\text{V}$  and  $0$  to  $+20\text{V}$ .

Specified for operation over two temperature ranges:  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$  (JM, KM) and  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (AM, BM).

Data is available in parallel and serial form with corresponding clock and status output. All digital inputs and outputs are DTL/TTL-compatible.

Power supply voltages are  $\pm 15\text{VDC}$  and  $+5\text{VDC}$ .



## THEORY OF OPERATION

The accuracy of a successive approximation A/D converter is described by the transfer function shown in Figure 1. All successive approximation A/D converters have an inherent Quantization Error of  $\pm 1/2\text{LSB}$ . The remaining errors in the A/D converter are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, power supply rejection, and reference errors. In summary, these errors consist of initial errors including Gain, Offset, Linearity, Differential Linearity, and Power Supply Sensitivity. Initial Gain and Offset errors may be adjusted to zero. Gain drift over temperature rotates the line (Figure 1) about the zero or minus full scale point (all bits Off) and Offset drift shifts the line left or right over the operating temperature range. Linearity error is unadjustable and is the most meaningful indicator of A/D converter accuracy. Linearity error is the deviation of an actual bit transition from the ideal transition value at any level over the range of the A/D converter. A Differential Linearity error of  $\pm 1/2\text{LSB}$  means that the width of each bit step over the range of the A/D converter is  $1\text{LSB}$ ,  $\pm 1/2\text{LSB}$ .

The ADC76 is also Monotonic, assuring that the output digital code either increases or remains the same for increasing analog input signals. Burr-Brown also guarantees that this converter will have no missing codes over a




FIGURE 1. Input vs Output for an Ideal Bipolar A/D Converter.

specified temperature range when short cycled for 14-bit operation.

## TIMING CONSIDERATIONS

The timing diagram in Figure 2 assumes an analog input such that the positive true digital word 1001 1000 1001 0110 exists. The output will be complementary as shown in Figure 2 (0110 0111 0110 1001 is the digital output). Figures 3 and 4 are timing diagrams showing the relationship of serial data to clock and valid data to status.




FIGURE 2. ADC76 Timing Diagram.




FIGURE 3. Timing Relationship of Serial Data to Clock.




FIGURE 4. Timing Relationship of Valid Data to Status.

## DIGITAL CODES

### Parallel Data

Two binary codes are available on the ADC76 parallel output: they are complementary (logic "0" is true) straight binary (CSB) for unipolar input signal ranges, and complementary offset binary (COB) for bipolar input signal ranges. Complementary two's complement (CTC) may be obtained by inverting MSB (pin 1).

Table 1 shows the LSB, transition values, and code definitions for each possible analog input signal range for 12-, 13- and 14-bit resolutions. Figure 5 shows the connections for 14-bit resolution, parallel data output, with  $\pm 10V$  input.

### Serial Data

Two straight binary (complementary) codes are available on the serial output line; they are CSB and COB. The serial data is available only during conversion and appears with MSB occurring first. The serial data is synchronous with the internal clock as shown in the timing diagrams of Figures 2 and 3. The LSB and transition values shown in Table I also apply to the serial data output except for the CTC code.




FIGURE 5. ADC76 Connections for:  $\pm 10V$  Analog Input, 14-Bit Resolution (Short-Cycled), Parallel Data Output.

TABLE I. Input Voltages, Transition Values, LSB Values, and Code Definitions.

Binary · BIN · Output	INPUT VOLTAGE RANGE AND LSB VALUES						
	Defined As:	±10V	±5V	±2.5V	0 to +10V	0 to +5V	0 to +20V
Code Designation		COB <sup>(1)</sup> or CTC <sup>(2)</sup>	COB <sup>(1)</sup> or CTC <sup>(2)</sup>	COB <sup>(1)</sup> or CTC <sup>(2)</sup>	CSB <sup>(3)</sup>	CSB <sup>(3)</sup>	CSB <sup>(3)</sup>
One Least Significant Bit · LSB:	FSR $\frac{20V}{2^n}$ n = 12 n = 13 n = 14	$\frac{20V}{2^n}$ 4.88mV 2.44mV 1.22mV	$\frac{10V}{2^n}$ 2.44mV 1.22mV 610µV	$\frac{5V}{2^n}$ 1.22mV 610µV 305µV	$\frac{10V}{2^n}$ 2.44mV 1.22mV 610µV	$\frac{5V}{2^n}$ 1.22mV 610µV 305µV	$\frac{20V}{2^n}$ 4.88mV 2.44mV 1.22mV
Transition Values							
MSB · LSB							
000 · 000 <sup>(4)</sup>	+Full Scale	+10V -3/2LSB	+5V -3/2LSB	+2.5V -3/2LSB	+10V -3/2LSB	+5V -3/2LSB	+20V -3/2LSB
011 · 111	Mid Scale	0	0	0	+5V	+2.5V	+10V
111 · 110	-Full Scale	-10V +1/2LSB	-5V +1/2LSB	-2.5V +1/2LSB	0 + 1/2LSB	0 + 1/2LSB	0 + 1/2LSB

(1)COB = Complementary Offset Binary  
(2)CTC = Complementary Two's Complement - obtained by inverting the most significant bit. MSB (pin 1).  
(3)CSB = Complementary Straight Binary  
(4)Voltages given are the nominal value for transition to the code specified.

## SPECIFICATIONS

### ELECTRICAL

At +25°C and rated power supplies unless otherwise noted.

MODEL	ADC76KG			ADC76JG			UNITS	
	MIN	TYP	MAX	MIN	TYP	MAX		
<b>RESOLUTION</b>			16				Bits	
<b>ANALOG INPUTS</b>								
Voltage Ranges: Bipolar		±2.5, ±5, ±10			*		V	
Unipolar		0 to +5, 0 to +10, 0 to +20			*		V	
Impedance (Direct Input)					*		kΩ	
0 to +5V, ±2.5V		2.5			*		kΩ	
0 to +10V, ±5.0V		5			*		kΩ	
0 to +20V, ±10V		10			*		kΩ	
<b>DIGITAL INPUTS<sup>(1)</sup></b>								
Convert Command Logic Loading	Positive pulse 50ns wide (min) trailing edge ("1" to "0" initiates conversion)							TTL Load
<b>TRANSFER CHARACTERISTICS</b>								
<b>ACCURACY</b>								
Gain Error <sup>(2)</sup>		±0.1	±0.2		*	*	%	
Offset Error: Unipolar <sup>(2)</sup>		±0.05	±0.1		*	*	% of FSR <sup>(3)</sup>	
Bipolar <sup>(2)</sup>		±0.1	±0.2		*	*	% of FSR	
Linearity Error			±0.003		*	±0.006	% of FSR	
Inherent Quantization Error		±1/2			*		LSB	
Differential Linearity Error		±0.003			*		% of FSR	
Noise (3σ, p-p)		±0.003			*		% of FSR	
<b>POWER SUPPLY SENSITIVITY</b>								
±15VDC		0.003			*		% of FSR/%Vs	
+5VDC		0.001			*		% of FSR/%Vs	
<b>CONVERSION TIME<sup>(4)</sup></b> (14 Bits)			15			*	µs	
<b>WARM-UP TIME</b>	5						Min	
<b>DRIFT</b>								
Gain			±15		*	*	ppm/°C	
Offset: Unipolar		±2	±4		*	*	ppm of FSR/°C	
Bipolar			±10		*	*	ppm of FSR/°C	
Linearity		±2	±3		*	*	pm of FSR/°C	
No Missing Codes Temp Range								
KG (14-bit)	+10		+40				°C	
JG (13-bit)				0		50	°C	


## ELECTRICAL (CONT)

At +25°C and rated power supplies unless otherwise noted.


MODEL	ADC76JM, KM			ADC76AM, BM			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>OUTPUT</b>							
<b>DIGITAL DATA</b> (All codes complementary)							
Parallel							
Output Codes <sup>(6)</sup> : Unipolar		CSB			*		
Bipolar		COB, CTC <sup>(6)</sup>			*		
Output Drive			2			*	TTL Loads
Serial Data Code (NRZ)		CSB, COB			*		
Output Drive			2			*	TTL Loads
Status		Logic "1" during conversion			*		
Status Output Drive			2			*	TTL Loads
Internal Clock: Clock Output Drive			2			*	TTL Loads
Frequency <sup>(7)</sup>	933		1400			*	kHz
<b>POWER SUPPLY REQUIREMENTS</b>							
Power Consumption		0.525			*		W
Rated Voltage: Analog	±14.5	±15	±15.5	*	*	*	VDC
Digital	+4.75	+5	+5.25	*	*	*	VDC
Supply Drain: +15VDC		+14			*		mA
-15VDC		-17			*		mA
+5VDC		+10			*		mA
<b>TEMPERATURE RANGE</b>							
Specification	0		+70	-25		+85	°C
Storage	-55		+125	*		*	°C

\*Specification same as ADC76JM/KM.



NOTES: (1) DTL/TTL compatible, i.e., Logic "0" = 0.8V, max, Logic "1" = 2.0V, min for inputs. For digital outputs Logic "0" = 0.4V, max, Logic "1" = 2.4V, min. (2) Adjustment to zero. See "Optional External Gain and Offset Adjustment" section. (3) FSR means Full Scale Range. For example, unit connected for ±10V range has 20V FSR. (4) Conversion time may be shortened with "Short Cycle" set for lower resolution and with use of Clock Rate Control. See "Optional Conversion Time Adjustment" section. The Clock Rate Control (pin 23) should be connected to Digital Common for specified conversion time. Short Cycle (pin 32) should be left open for 16-bit resolution or connected to the n + 1 digital output for n-bit resolution. For example, connect Short Cycle to Bit 15 (pin 15) for 14-bit resolution. For resolutions less than 16 bits, pin 32 should also be tied to +5V through a 2kΩ resistor. (5) See Table I. CSB—Complementary Straight Binary, COB—Complementary Offset Binary, CTC—Complementary Two's Complement. (6) CTC coding obtained by inverting MSB (pin 1). (7) Adjustable with Clock Rate Control from approximately 933kHz to 1.4MHz. See Figures 12 and 13 and Table III.



## CONNECTION DIAGRAM



## TYPICAL PERFORMANCE CURVES



## DISCUSSION OF SPECIFICATIONS

The ADC76 is specified to meet critical performance criteria for a wide variety of applications. The most critical specifications for an A/D converter are linearity, drift, gain and offset errors, and conversion speed effects on accuracy. This ADC is factory-trimmed and tested for all critical key specifications.

### GAIN AND OFFSET ERROR

Initial Gain and Offset errors are factory-trimmed to typically  $\pm 0.1\%$  of FSR ( $\pm 0.05\%$  for unipolar offset) at 25°C. These errors may be trimmed to zero by connecting external trim potentiometers as shown in Figures 10 and 11.

### POWER SUPPLY SENSITIVITY

Changes in the DC power supply voltages will affect accuracy. The ADC76 power supply sensitivity is specified at  $\pm 0.003\%$  of FSR/ $\%V_s$  for the  $\pm 15V$  supplies and  $\pm 0.0015\%$  of FSR/ $\%V_s$  for the +5V supply. Nor-

mally, regulated power supplies with 1% or less ripple are recommended for use with this ADC. See Layout Precautions, Power Supply Decoupling, and Figure 7.

### LINEARITY ERROR

Linearity error is not adjustable and is the most meaningful indicator of A/D converter accuracy. Linearity is the deviation of an actual bit transition from the ideal transition value at any level over the range of the A/D converter.

### DIFFERENTIAL LINEARITY ERROR

Differential linearity describes the step size between transition values. A differential linearity error of  $\pm 0.003\%$  of FSR indicates that the size of any step may not vary from the ideal step size by more than 0.003% of Full Scale Range.

## ACCURACY VERSUS SPEED

In successive approximation A/D converters, the conversion speed affects linearity and differential linearity errors. Conversion speed and its effect on linearity and differential linearity errors for the ADC76 are shown in Figure 6.




FIGURE 6. Linearity and Differential Linearity Versus Conversion Time.

## LAYOUT AND OPERATING INSTRUCTIONS

### LAYOUT PRECAUTIONS

Analog and digital common are not connected internally in the ADC76, but should be connected together as close to the unit as possible, preferably to a large plane under the ADC. If these grounds must be run separately, use wide conductor pattern and a 0.01µF to 0.1µF nonpolarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog inputs and digital lines should be minimized by careful layout. The comparator input (pin 27) is extremely sensitive to noise. Any connection to this point should be as short as possible and shielded by Analog Common or ±15VDC supply patterns.

### POWER SUPPLY DECOUPLING

The power supplies should be bypassed with tantalum or electrolytic capacitors as shown in Figure 7 to obtain noise free operation. These capacitors should be located close to the ADC.




FIGURE 7. Recommended Power Supply Decoupling.

## INPUT SCALING

The analog input should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table II. See Figure 8 for circuit details.

TABLE II. ADC76 Input Scaling Connections.

Input Signal Range	Output Code	Connect Pin 26 To Pin	Connect Pin 24 To	Connect Input Signal To Pin
±10V	COB or CTC*	27	Input Sig.	24
-5V	COB or CTC*	27	Open	25
+2.5V	COB or CTC*	27	Pin 27	25
0 to +5V	CSB	22	Pin 27	25
0 to +10V	CSB	22	Open	25
0 to +20V	CSB	22	Input Sig.	24

\*Obtained by inverting MSB - pin 1.




FIGURE 8. ADC76 Input Scaling Circuit.

### OUTPUT DRIVE

Normally all ADC76 logic outputs will drive two standard TTL loads; however, if long digital lines must be driven, external logic buffers are recommended.

### INPUT IMPEDANCE

The input signal to the ADC76 should be low impedance, such as the output of an op amp, to avoid any errors due to the relatively low input impedance of the ADC76.

If this impedance is not low, a buffer amplifier should be added between the input signal and the direct input to the ADC76 as shown in Figure 9.




FIGURE 9. Source Impedance Buffering.

### OPTIONAL EXTERNAL GAIN AND OFFSET ADJUSTMENTS

Gain and Offset errors may be trimmed to zero using external gain and offset trim potentiometers connected to the ADC as shown in Figures 10 and 11. Multiturn potentiometers with 100ppm/°C or better TCRs are recommended for minimum drift over temperature and



time. These pots may be any value from 10kΩ to 100kΩ. All resistors should be 20% carbon or better. Pin 29 (Gain Adjust) and pin 27 (Offset Adjust) may be left open if no external adjustment is required; however, pin 29 should always be bypassed with 0.01μF to Analog Common.




FIGURE 10. Two Methods of Connecting Optional Offset Adjust.




FIGURE 11. Connecting Optional Gain Adjust.

### ADJUSTMENT PROCEDURE

**Offset**—Connect the Offset potentiometer (make sure  $R_1$  is as close to pin 27 as possible) as shown in Figure 10. Sweep the input through the end point transition voltage that should cause an output transition to all bits off ( $E_{IN}^{OFF}$ ), Figure 1.

Adjust the Offset potentiometer until the actual end point transition voltage occurs at ( $E_{IN}^{OFF}$ ). The ideal transition voltage values of the input are given in Table I.

**Gain**—Connect the Gain adjust potentiometer as shown in Figure 11. Sweep the input through the end point transition voltage that should cause an output transition to all bits on ( $E_{IN}^{ON}$ ). Adjust the Gain potentiometer until the actual end point transition voltage occurs at ( $E_{IN}^{ON}$ ).

Table I details the transition voltage levels required.

### CONVERT COMMAND CONSIDERATIONS

Convert command resets the converter whenever taken high. This insures a valid conversion on the first conversion after power-up.

Convert command must stay low during a conversion unless it is desired to reset the converter during a conversion.

### OPTIONAL CONVERSION TIME ADJUSTMENT

The ADC76 may be operated with faster conversion times for resolutions less than 14 bits by connecting the Short Cycle (pin 32) as shown in Table III. Typical conversion times for the resolution and connections are indicated.

TABLE III. Short Cycle Connections for 12- to 16-Bit Resolutions.

Resolution (Bits)	16	15	14	13	12
Connect Pin 32 to	Open	Pin 16	Pin 15	Pin 14	Pin 13
Typical Conversion Time	17μs	16μs	15μs	13μs	12μs

Clock Rate Control may be connected to an external multiturn trim potentiometer with a TCR of  $\pm 10\text{ppm}/^\circ\text{C}$  or less as shown in Figure 12. The typical conversion time versus the Clock Rate Control voltage is shown in Figure 13. The effect of varying the conversion time and the resolution on Linearity Error and Differential Linearity Error is shown in Figure 6.




FIGURE 12. Clock Rate Control, Optional Fine Adjust.




FIGURE 13. Conversion Time vs Clock Rate Control Voltage.



# ADC80

## General Purpose ANALOG-TO-DIGITAL CONVERTER

### FEATURES

- INDUSTRY-STANDARD 12-BIT ADC
- LOW COST
- $\pm 0.012\%$  LINEARITY
- $25\mu\text{s}$  MAX CONVERSION TIME
- $\pm 12\text{V}$  or  $\pm 15\text{V}$  OPERATION
- NO MISSING CODES  $-25^\circ\text{C}$  to  $+85^\circ\text{C}$
- HERMETIC 32-PIN PACKAGE
- PARALLEL AND SERIAL OUTPUTS
- $595\text{mW}$  MAX DISSIPATION

### DESCRIPTION


The ADC80 is a 12-bit successive-approximation analog-to-digital converter, utilizing state-of-the-art CMOS and laser-trimmed bipolar die custom designed for freedom from latch-up and optimum AC performance. It is complete with a comparator, a monolithic 12-bit DAC which includes a 6.3V reference laser-trimmed for minimum temperature coefficient, and a CMOS logic chip containing the successive approximation register (SAR), clock, and all other associated logic functions.

Internal scaling resistors are provided for the selection of analog input signal ranges of  $\pm 2.5\text{V}$ ,  $\pm 5\text{V}$ ,  $\pm 10\text{V}$ , 0 to  $+5\text{V}$ , or 0 to  $+10\text{V}$ . Gain and offset errors may be externally trimmed to zero, enabling initial endpoint accuracies of better than  $\pm 0.12\%$  ( $\pm 1/2\text{LSB}$ ).

The maximum conversion time of  $25\mu\text{s}$  makes the ADC80 ideal for a wide range of 12-bit applications requiring system throughput sampling rates up to 40k Hz. In addition, the ADC80 may be short-cycled

for faster conversion speed with reduced resolution, and an external clock may be used to synchronize the converter to the system clock or to obtain higher-speed operation.

Data is available in parallel and serial form with corresponding clock and status signals. All digital input and output signals are TTL/LSTTL-compatible, with internal pull-up resistors included on all digital inputs to eliminate the need for external pull-up resistors on digital inputs not requiring connection. The ADC80 operates equally well with either  $\pm 15\text{V}$  or  $\pm 12\text{V}$  analog power supplies, and also requires use of a  $+5\text{V}$  logic power supply. However, unlike many ADC80-type products, a  $+5\text{V}$  analog power supply is not required. It is packaged in a hermetic 32-pin side-braced ceramic dual-in-line package.



# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$ ,  $\pm V_{CC} = 12\text{V}$  or  $15\text{V}$ ,  $V_{DD} = +5\text{V}$  unless otherwise specified.


MODEL		ADC80AG			UNITS
		MIN	TYP	MAX	
<b>RESOLUTION</b>	ADC80AG-12, ADC80-AGZ-12 <sup>(1)</sup> ADC80AG-10			12 10	Bits Bits
<b>INPUT</b>					
<b>ANALOG</b>	Voltage Ranges: Unipolar Bipolar Impedance: 0 to +5V, $\pm 2.5\text{V}$ 0 to +10V, +5V $\pm 10\text{V}$	2.45 4.9 9.8	0 to +5, 0 to +10 $\pm 2.5, \pm 5, \pm 10$ 2.5 5 10	2.55 5.1 10.2	V V k $\Omega$ k $\Omega$ k $\Omega$
<b>DIGITAL</b>	Logic Characteristics (Over specification temperature range) $V_{IH}$ (Logic "1") $V_{IL}$ (Logic "0") $I_{IH}$ ( $V_{IN} = +2.7\text{V}$ ) $I_{IL}$ ( $V_{IN} = +0.4\text{V}$ ) Convert Command Pulse Width <sup>(2)</sup>	2.0 -0.3 100		5.5 +0.8 -150 500 2000	V V $\mu\text{A}$ $\mu\text{A}$ ns
<b>TRANSFER CHARACTERISTICS</b>					
<b>ACCURACY</b>	Gain Error <sup>(3)</sup> Offset Error <sup>(3)</sup> : Unipolar Bipolar Linearity Error: ADC80AG-12, ADC80AGZ-12 ADC80AG-10 Differential Linearity Error Inherent Quantization Error		$\pm 0.1$ $\pm 0.05$ $\pm 0.1$  $\pm 1/2$ $\pm 1/2$	$\pm 0.3$ $\pm 0.2$ $\pm 0.3$ $\pm 0.012$ $\pm 0.048$ $\pm 3/4$ $\pm 3/4$	% of FSR <sup>(4)</sup> % of FSR % of FSR % of FSR % of FSR LSB LSB
<b>POWER SUPPLY SENSITIVITY</b> $11.4\text{V} \leq \pm V_{CC} \leq 16.5\text{V}$ $+4.5\text{V} \leq V_{DD} \leq +5.5\text{V}$			$\pm 0.003$ $\pm 0.002$	$\pm 0.009$ $\pm 0.005$	% of FSR/% $V_{CC}$ % of FSR/% $V_{DD}$
<b>DRIFT</b>	Total Accuracy, Bipolar <sup>(5)</sup> Gain Offset: Unipolar Bipolar Linearity Error Drift Differential Linearity over Temperature Range No Missing Code Temperature Range Monotonicity Over Temperature Range	-25	$\pm 10$ $\pm 15$ $\pm 3$ $\pm 7$ $\pm 1$ Guaranteed	$\pm 23$ $\pm 30$ $\pm 3$ $\pm 15$ $\pm 3$ $\pm 3/4$ $\pm 85$	ppm/ $^\circ\text{C}$ ppm/ $^\circ\text{C}$ ppm of FSR/ $^\circ\text{C}$ ppm of FSR/ $^\circ\text{C}$ ppm of FSR/ $^\circ\text{C}$ LSB $^\circ\text{C}$
<b>CONVERSION TIME<sup>(6)</sup></b>	ADC80AG-12, ADC80AGZ-12 ADC80AG-10	15 13	22 20	25 22	$\mu\text{s}$ $\mu\text{s}$
<b>OUTPUT</b>					
<b>DIGITAL</b> (Bits 1-12, Clock Out, Status, Serial Out) Output Codes <sup>(7)</sup> Parallel: Unipolar Bipolar Serial (NRZ) <sup>(8)</sup> Logic Levels: Logic 0 ( $I_{SINK} \leq 3.2\text{mA}$ ) Logic 1 ( $I_{SOURCE} \leq 80\mu\text{A}$ ) Internal Clock Frequency		+2.4	CSB COB, CTC CSB, COB	+0.4	V V kHz
<b>INTERNAL REFERENCE VOLTAGE</b> Voltage Source Current Available for External Loads <sup>(9)</sup> Temperature Coefficient		+6.2 200	+6.3  $\pm 10$	+6.4  $\pm 30$	V $\mu\text{A}$ ppm/ $^\circ\text{C}$
<b>POWER SUPPLY REQUIREMENTS</b> (For all models) Voltage: $\pm V_{CC}$ $V_{DD}$ Current: $+I_{CC}$ $-I_{CC}$ $I_{DD}$ Power Dissipation ( $\pm V_{CC} = 15\text{V}$ ) Thermal Resistance, $\theta_{JA}$		$\pm 11.4$ +4.5	$\pm 15$ +5.0 5 21 11 450 50	$\pm 16.5$ +5.5 8.5 26 15 595	V V mA mA mA mW $^\circ\text{C}/\text{W}$
<b>TEMPERATURE RANGE</b> (Ambient) Specification Operating (derated specs) Storage		-25 -55 -65		+85 +125 +150	$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$

NOTES: (1) ADC80AGZ-12 is not recommended for new designs. Standard ADC80AG-12 now meets the extended power supply range of the ADC80AGZ-12. (2) Accurate conversion will be obtained with any convert command pulse width of greater than 100ns; however, it must be limited to  $2\mu\text{s}$  (max) to assure the specified conversion time. (3) Gain and offset errors are adjustable to zero. See "Optional External Gain and Offset Adjustment" section. (4) FSR means Full-Scale Range and is 20V for  $\pm 10\text{V}$  range, 10V for  $\pm 5\text{V}$  and 0 to +10V ranges, etc. (5) Includes drift due to linearity, gain, and offset drifts. (6) Conversion time is specified using internal clock. For operation with an external clock see "Clock Options" section. This converter may also be short-cycled to less than 12-bit resolution for shorter conversion time; see "Short Cycle Feature" section. (7) CSB means Complementary Straight Binary, COB means Complementary Offset Binary, and CTC means Complementary Two's Complement coding. See Table I for additional information. (8) NRZ means Non-Return-to-Zero coding. (9) External loading must be constant during conversion, and must not exceed  $200\mu\text{A}$  for guaranteed specification.


## CONNECTION DIAGRAM

Pin 1 - Bit 6	Pin 32 - Bit 7
Pin 2 - Bit 5	Pin 31 - Bit 8
Pin 3 - Bit 4	Pin 30 - Bit 9
Pin 4 - Bit 3	Pin 29 - Bit 10 (LSB—10 Bits)
Pin 5 - Bit 2	Pin 28 - Bit 11
Pin 6 - Bit 1 (MSB)	Pin 27 - Bit 12 (LSB—12 Bits)
Pin 7 - N/C *	Pin 26 - Serial Out
Pin 8 - Bit 1 (MSB)	Pin 25 - -Vcc
Pin 9 - +5V Digital Supply	Pjn 24 - Ref. Out (+6.3V)
Pin 10 - Digital Common	Pin 23 - Clock Out
Pin 11 - Comparator In	Pin 22 - Status
Pin 12 - Bipolar Offset	Pin 21 - Short Cycle
Pin 13 - R1 10V Range	Pin 20 - Clock Inhibit
Pin 14 - R2 20V Range	Pin 19 - External Clock
Pin 15 - Analog Common	Pin 18 - Convert Command
Pin 16 - Gain Adjust	Pin 17 - +Vcc

\* +5V applied to pin 7 has no effect on circuit.




## MECHANICAL



Leads in true position within .010" (.25MM) R at MMC at Seating Plane.

Seal ring is connected to Pin 10.



Pin numbers shown for reference only. Numbers may not be marked on package.

CASE: Ceramic, hermetic  
MATING CONNECTOR:  
2302MC  
WEIGHT: 7.3gm (0.26oz)

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.580	1.620	40.13	41.13
B	.480	.500	12.19	12.70
C	.138	.168	3.51	4.27
D	.018	.020	0.41	0.51
E	.040 TYP		1.02 TYP	
G	.100 BASIC 2.54 BASIC			
H	.021	.030	1.19	1.27
J	.003	.012	0.38	0.30
K	.165	.185	4.19	4.70
L	.800	.820	22.86	23.37
N	.040	.060	1.02	1.52

## ABSOLUTE MAXIMUM RATINGS

+Vcc to Analog Common	0 to +16.5V
-Vcc to Analog Common	0 to -16.5V
VDD to Digital Common	0 to +7V
Analog Common to Digital Common	±0.5V
Logic Inputs (Convert Command, Clock In) to Digital Common	-0.3V to VDD +0.5V
Analog Inputs (Analog In, Bipolar Offset) to Analog Common	±16.5V
Reference Output	Indefinite Short to Common, Momentary Short to Vcc
Lead Temperature, Soldering	+300°C, 10s


CAUTION: These devices are sensitive to electrostatic discharge. Appropriate I.C. handling procedures should be followed. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.


## ORDERING INFORMATION

Model	Resolution (bits)
ADC80AG-10	10
ADC80AG-12	12
ADC80AG-12Q <sup>(1)</sup>	12
ADC80AGZ-12 <sup>(2)</sup>	12

NOTES: (1) Q suffix indicates Environmental Screening; see Table IV for details. (2) ADC80AGZ-12 is not recommended for new designs. Standard ADC80AG-12 now meets the extended power supply range of the ADC80AGZ-12.

## TYPICAL PERFORMANCE CURVES





## DISCUSSION OF SPECIFICATIONS

### LINEARITY ERROR

Linearity error is defined as the deviation of actual code transition values from the ideal transition values. Under this definition of linearity (sometimes referred to as integral linearity), ideal transition values lie on a line drawn through zero (or minus full scale for bipolar operation) and plus full scale, providing a significantly better definition of converter accuracy than the best-straight-line-fit definition of linearity employed by some manufacturers.

The zero or minus full-scale value is located at an analog input value  $1/2\text{LSB}$  before the first code transition ( $\text{FFF}_H$  to  $\text{FFE}_H$ ). The plus full-scale value is located at an analog value  $3/2\text{LSB}$  beyond the last code transition ( $001_H$  to  $000_H$ ). See Figure 1 which illustrates these relationships. A linearity specification which guarantees  $\pm 1/2\text{LSB}$  maximum linearity error assures the user that no code transition will differ from the ideal transition value by more than  $\pm 1/2\text{LSB}$ .

Thus, for a converter connected for bipolar operation and with a full-scale range (or span) of 20V ( $\pm 10\text{V}$  operation), the minus full-scale value of  $-10\text{V}$  is 2.44mV below the first code transition ( $\text{FFF}_H$  to  $\text{FFE}_H$  at  $-9.99756\text{V}$ ) and the plus full-scale value of  $+10\text{V}$  is 7.32mV above the last code transition ( $001_H$  to  $000_H$  at




FIGURE 1. ADC80 Transfer Characteristic Terminology.

$+9.99268\text{V}$ ). Ideal transitions occur  $1\text{LSB}$  ( $4.88\text{mV}$ ) apart, and the  $\pm 1/2\text{LSB}$  linearity specification guarantees that no actual transition will vary from the ideal by more than 2.44mV. The LSB weights, transition values, and code definitions for each possible ADC80 analog input signal range are described in Table 1.

TABLE 1. Input Voltages, Transition Values, LSB Values, and Code Definitions.

Binary Output	Input Voltage Range and LSB Values					
	Defined As:	$\pm 10\text{V}$	$\pm 5\text{V}$	$\pm 2.5\text{V}$	0 to +10V	0 to +5V
Code Designation		COB* or CTC**	COB or CTC	COB or CTC	CSB***	CSB
One Least Significant Bit (LSB)	$\text{FSR}/2^n$	$20\text{V}/2^n$	$10\text{V}/2^n$	$5\text{V}/2^n$	$10\text{V}/2^n$	$5\text{V}/2^n$
	$n = 8$	78.13mV	39.06mV	19.53mV	39.06mV	19.53mV
	$n = 10$	19.53mV	9.77mV	4.88mV	9.77mV	4.88mV
	$n = 12$	4.88mV	2.44mV	1.22mV	2.44mV	1.22mV
Transition Values MSB LSB						
001 <sub>H</sub> to 000 <sub>H</sub>	+Full Scale	+10V - 3/2LSB	+5V - 3/2LSB	+2.5V - 3/2LSB	+10V - 3/2LSB	+5V - 3/2LSB
800 <sub>H</sub> to 7FF <sub>H</sub>	Mid Scale	0	0	0	+5V	+2.5V
FFF <sub>H</sub> to FFE <sub>H</sub>	-Full Scale	-10V + 1/2LSB	-5V + 1/2LSB	-2.5V + 1/2LSB	0 + 1/2LSB	0 + 1/2LSB

\*COB = Complementary Offset Binary    \*\*CTC = Complementary Two's Complement—obtained by using the complement of the most significant bit (MSB). MSB is available on pin 8.  
 \*\*\*CSB = Complementary Straight Binary

## CODE WIDTH (QUANTUM)

Code width (or quantum) is defined as the range of analog input values for which a given output code will occur. The ideal code width is 1LSB, which for 12-bit operation with a 20V span is equal to 4.88mV. Refer to Table I for LSB values for other ADC80 input ranges.

## DIFFERENTIAL LINEARITY ERROR AND NO MISSING CODES

Differential linearity error is the difference between an ideal 1LSB code width (quantum) and the actual code width. A specification which guarantees no missing codes requires that every code combination appear in a monotonically increasing sequence as the analog input is increased throughout the range, requiring that every input quantum must have a finite width. If an input quantum has a value of zero (a differential linearity error of -1LSB), a missing code will occur but the converter may still be monotonic. Thus, no missing codes represent a more stringent definition of performance than does monotonicity. ADC80 is guaranteed to have no missing codes to 12-bit resolution over its full specification temperature range.

## QUANTIZATION UNCERTAINTY

Analog-to-digital converters have an inherent quantization error of  $\pm 1/2$ LSB. This error is a fundamental property of the quantization process and cannot be eliminated.

## UNIPOLAR OFFSET ERROR

An ADC80 connected for unipolar operation has an analog input range of 0V to plus full scale. The first output code transition should occur at an analog input value 1/2LSB above 0V. Unipolar offset error is defined as the deviation of the actual transition value from the ideal value, and is applicable only to converters operating in the unipolar mode.

## BIPOLAR OFFSET ERROR

A/D converter specifications have historically defined bipolar offset at the first transition value above the minus full-scale value. The ADC80 follows this convention. Thus, bipolar offset error for the ADC80 is defined as the deviation of the actual transition value from the ideal transition value located 1/2LSB above minus full scale.

## GAIN ERROR

The last output code transition (001<sub>H</sub> to 000<sub>H</sub>) occurs for an analog input value 3/2LSB below the nominal plus full-scale value. Gain error is the deviation of the actual analog value at the last transition point from the ideal value.

## ACCURACY DRIFT VS TEMPERATURE

The temperature coefficients for gain, unipolar offset, and bipolar offset specify the maximum change from the actual 25°C value to the value at the extremes of the

Specification temperature range. The temperature coefficient applies independently to the two halves of the temperature range above and below +25°C.

## POWER SUPPLY SENSITIVITY

Electrical specifications for the ADC80 assume the application of the rated power supply voltages of +5V and  $\pm 12$ V or  $\pm 15$ V. The major effect of power supply voltage deviations from the rated values will be a small change in the plus full-scale value. This change, of course, results in a proportional change in all code transition values (i.e., a gain error). The specification describes the maximum change in the plus full-scale value from the initial value for independent changes in each power supply voltage.

## TIMING CONSIDERATIONS

Timing relationships of the ADC80 are shown in Figure 2. It should be noted that although the convert command pulse width must be between 100ns and 2 $\mu$ s to obtain the specified conversion time with internal clock, the ADC80 will accept longer convert commands with no loss of accuracy, assuming that the analog input signal is stable.




FIGURE 2. ADC80 Timing Diagram (nominal values at +25°C with internal clock).

In this situation, the actual indicated conversion time (during which status is high) for 12-bit operation will be equal to approximately 1 $\mu$ s less than the sum of the factory-set conversion time and the length of the convert command. The code returned by the converter at the end of the conversion will accurately represent the analog input to the converter at the time the status returns to the

low state. In addition, although the initial state of the converter will be indeterminate when power is first applied, it is designed to time-out and be ready to accept a convert command within approximately 25 $\mu$ s after power-up, provided that either an external clock source is present or the internal clock is not inhibited.

During conversion, the decision as to the proper state of any bit (bit "n") is made on the rising edge of clock pulse "n + 1". Thus, a complete conversion requires 13 clock pulses with the status output dropping from logic "1" to logic "0" shortly after the rising edge of the 13th clock pulse, and with valid output data ready to be read at that time. A new conversion may not be initiated until 50ns after the fall of the last clock pulse (pulse 13 for 12-bit operation).

Additional convert commands applied during conversion will be ignored.

## DEFINITION OF DIGITAL CODES

### Parallel Data

Three binary codes are available on the ADC80 parallel output; all three are complementary codes, meaning that logic "0" is true. The available codes are complementary straight binary (CSB) for unipolar input signal ranges, and complementary offset binary (COB) and complementary two's complement (CTC) for bipolar input signal ranges. CTC coding is obtained by complementing bit 1 (the MSB) of the COB code; the complement of bit 1 is available on pin 8.

### Serial Data

Two (complementary) straight binary codes are available on the serial output of the ADC80; as in the parallel case, they are CSB and COB. The serial data is available only during conversion and appears with the most significant bit (MSB) occurring first. The serial data is synchronous with the internal clock as shown in the timing diagram of Figure 2. The LSB and transition values of Table I also apply to the serial data output, except that the CTC code is not available. All clock pulses available from the ADC80 have equal pulse widths to facilitate transfer of the serial data into external logic devices without external shaping.

## LAYOUT AND OPERATING INSTRUCTIONS

### LAYOUT PRECAUTIONS

Analog and digital commons are not connected together internally in the ADC80, but should be connected together as close to the unit as possible, preferably to an analog common ground plane beneath the converter. If these common lines must be run separately, use wide conductor pattern and a 0.01 $\mu$ F to 0.1 $\mu$ F nonpolarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog input lines and digital lines should be minimized by careful layout. For instance, if the lines

must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common. If external gain and offset potentiometers are used, the potentiometers and associated resistors should be located as close to the ADC80 as possible.

### POWER SUPPLY DECOUPLING

The power supplies should be bypassed with 1 $\mu$ F to 10 $\mu$ F tantalum bypass capacitors located close to the converter to obtain noise-free operation. Noise on the power supply lines can degrade the converter's performance. Noise and spikes from a switching power supply are especially troublesome.

### ANALOG SIGNAL SOURCE IMPEDANCE

The signal source supplying the analog input signal to the ADC80 will be driving into a nominal DC input impedance of 2.5k $\Omega$  to 10k $\Omega$  depending upon the range selected. However, the output impedance of the driving source should be very low, such as the output impedance provided by a wideband, fast-settling operational amplifier. Transients in A/D input current are caused by the changes in output current of the internal D/A converter as it tests the various bits. The output voltage of the driving source must remain constant while furnishing these fast current changes. If the application requires a sample/hold, select a current/hold with sufficient bandwidth to preserve the accuracy or use a separate wideband buffer amplifier to lower the output impedance.

### INPUT SCALING

The ADC80 offers five standard input ranges: 0V to +5V, 0V to +10V,  $\pm$ 2.5V,  $\pm$ 5V, and  $\pm$ 10V. The input range should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the converter. Select the appropriate input range as indicated by Table II. The input circuit architecture is illustrated in Figure 3. External padding resistors can be added to modify the factory-set input ranges (such as addition of a small external input resistor to change the 10V range to a 10.24V range). Alternatively, the gain range of the converter may easily be increased a small amount by use of a low temperature coefficient potentiometer in series with the analog input signal or by decreasing the value of the gain adjust series resistor in Figure 5.

TABLE II. ADC80 Input Scaling Connections.

Input Signal Range	Output Code	Connect Pin 12 To Pin	Connect Pin 14 To	Connect Input Signal To
$\pm$ 10V	COB or CTC	11	Input Signal	14
$\pm$ 5V	COB or CTC	11	Open	13
$\pm$ 2.5V	COB or CTC	11	Pin 11	13
0 to +5V	CSB	15	Pin 11	13
0 to +10V	CSB	15	Open	13




FIGURE 3. ADC80 Input Scaling Circuit.

## CALIBRATION

### Optional External Gain And Offset Adjustments

Gain and offset errors may be trimmed to zero using external offset and gain trim potentiometers connected to the ADC80 as shown in Figures 4 and 5 for both unipolar and bipolar operation. Multiturn potentiometers with 100ppm/°C or better TCR are recommended for minimum drift over temperature and time. These pots may be of any value between 10kΩ and 100kΩ. All fixed resistors should be 20% carbon or better. Although not necessary in some applications, pin 16 (Gain Adjust) should be preferably bypassed with a 0.01μF nonpolarized capacitor to analog common to minimize noise pickup at this high impedance point, even if no external adjustment is required.




FIGURE 4. Two Methods of Connecting Optional Offset Adjust.




FIGURE 5. Two Methods of Connecting Optional Gain Adjust.

### Adjustment Procedure

**OFFSET**—Connect the offset potentiometer as shown in Figure 4. Set the input voltage to the nominal zero or minus full-scale voltage plus 1/2LSB. For example, referring to Table I, this value is  $-10V + 2.44mV$  or  $-9.99756V$  for the  $-10V$  to  $+10V$  range.

With the input voltage set as above, adjust the offset potentiometer until an output code is obtained which is alternating between  $FFE_H$  and  $FFF_H$  with approximately

50% occurrence of each of the two codes. In other words, the potentiometer is adjusted until bit 12 (the LSB) indicates a true (logic "0") condition approximately half the time.

**GAIN**—Connect the gain adjust potentiometer as shown in Figure 5. Set the input voltage to the nominal plus full-scale value minus 3/2LSB. Once again referring to Table I, this value is  $+10V - 7.32mV$  or  $+9.99268V$  for the  $-10V$  to  $+10V$  range. Adjust the gain potentiometer until the output code is alternating between  $000_H$  and  $001_H$  with an approximate 50% duty cycle. As in the case of offset adjustment, this procedure sets the converter end-point transitions to a precisely known value.

## CLOCK OPTIONS

The ADC80 is extremely versatile in that it can be operated in several different modes with either internal or external clock. Most of these options can be implemented with inexpensive TTL logic as shown in Figures 6 through 9. When operating with an external clock, the conversion time may be as short as 15μs (800kHz external clock frequency) with assured performance within specified limits. When operating with the internal clock, pin 19 (external clock input) and pin 20 (clock inhibit) may be left unconnected. No external pull-ups are required due to the inclusion of pull-up resistors in the ADC80. Pin 20 (clock inhibit) must be grounded for use with an external clock, which is applied to pin 19.

## SHORT-CYCLE FEATURE

A short-cycle input (pin 21) permits the conversion to be terminated after any number of desired bits has been converted, allowing shorter conversion times in applications not requiring full 12-bit resolution. In these situations, the short-cycle pin should be connected to the bit output pin of the next bit after the desired resolution. For example, when 10-bit resolution is desired, pin 21 is connected to pin 28 (bit 11). In this example, the conversion cycle terminates and status is reset after the bit 10 decision. Short-cycle pin connections and associated maximum 12-, 10-, and 8-bit conversion times (with internal clock) are shown in Table III. Also shown are recommended minimum conversion times (external clock) for these conversion lengths to obtain the stated accuracies. The ADC80 is not factory-tested for these external clock conversion speeds and the product is not guaranteed to achieve the stated accuracies under these operating conditions; the recommended values are offered as an aid to the user.

TABLE III. Short-Cycle Connections and Conversion Times for 8-, 10-, and 12-Bit Resolutions ADC80.

Resolution (Bits)	12	10	8
Connect pin 21 to	Pin 9 or NC	Pin 28	Pin 30
Maximum Conversion Time <sup>(1)</sup> Internal Clock (μs)	25	22	18
Minimum Conversion Time <sup>(1)</sup> External Clock (μs)	15	13	10
Maximum Linearity Error At +25°C (% of FSR)	0.012	0.048	0.20

NOTE (1) Conversion time to maintain ±1/2LSB linearity error.






FIGURE 6. Internal Clock--Normal Operating Mode. (Conversion initiated by the rising edge of the convert command. The internal clock runs only during conversion.)




FIGURE 7. Continuous External Clock. (Conversion initiated by rising edge of convert command. The convert command must be synchronized with clock.)




FIGURE 8. Continuous Conversion with External Clock. (Conversion is initiated by 14th clock pulse. Clock runs continuously.)




FIGURE 9. Continuous Conversion with 600ns between Conversions. (Circuit insures that conversion will start when power is applied.)

## ENVIRONMENTAL SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials, and fabrication of the device—it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown Q models are environmentally screened versions of our standard industrial products, designed to provide enhanced reliability. The screening illustrated in Table IV is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient way of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD-883.

TABLE IV. Screening Flow for ADC80AG-I2Q.

Screen	MIL-STD-883 Method, Condition	Screening Level
Internal Visual	Burr-Brown QC4118	
High Temperature Storage (Stabilization Bake)	1008, C	24 hour, +150°C
Temperature Cycling	1010, C	10 cycles, -85°C to +150°C
Constant Acceleration	2001, A	5000 G
Electrical Test	Burr-Brown test procedure	
Burn-in	1015, B	160 hour, +125°C, steady-state
Hermeticity: Fine Leak Gross Leak	1014, A1 or A2 1014, C	$5 \times 10^{-7}$ atm cc/s bubble test only, preconditioning omitted
Final Electrical	Burr-Brown test procedure	
Final Drift	Burr-Brown test procedure	
External Visual	Burr-Brown QC5150	



# ADC80H

## General Purpose ANALOG-TO-DIGITAL CONVERTER

### FEATURES

- PIN-COMPATIBLE WITH INDUSTRY STANDARD ADC80
- <600mW POWER DISSIPATION
- 15 $\mu$ sec CONVERSION TIME WITH EXTERNAL CLOCK
- 25 $\mu$ SEC MAXIMUM CONVERSION TIME
- $\pm 0.012\%$  INTEGRAL LINEARITY
- 12-BIT RESOLUTION
- FULLY SPECIFIED FOR OPERATION ON  $\pm 12V$  OR  $\pm 15V$  SUPPLIES
- NO MISSING CODES  $-25^{\circ}C$  TO  $+85^{\circ}C$
- PARALLEL AND SERIAL OUTPUTS
- 32-PIN HERMETIC PACKAGE

### DESCRIPTION


The ADC80H is a 12-bit successive-approximation analog-to-digital converter, utilizing state-of-the-art CMOS and laser-trimmed bipolar die custom designed for freedom from latch-up and optimum AC performance. It is complete with a comparator, a monolithic 12-bit DAC which includes a 6.3V reference laser-trimmed for minimum temperature coefficient, and a CMOS logic chip containing the successive approximation register (SAR), clock, and all other associated logic functions.

Internal scaling resistors are provided for the selection of analog input signal ranges of  $\pm 2.5V$ ,  $\pm 5V$ ,  $\pm 10V$ , 0 to  $+5V$ , or 0 to  $+10V$ . Gain and offset errors may be externally trimmed to zero, enabling initial end-point accuracies of better than  $\pm 0.012\%$  ( $\pm 1/2LSB$ ). Like the industry standard ADC80, the ADC80H is completely specified for  $-25^{\circ}C$  to  $+85^{\circ}C$  operation.

The maximum conversion time of 25 $\mu$ sec makes the ADC80H ideal for a wide range of 12-bit applica-

tions requiring system throughput sampling rates up to 40kHz. In addition, the ADC80H may be short-cycled for faster conversion speed with reduced resolution, and an external clock may be used to synchronize the converter to the system clock or to obtain higher-speed operation.

Data is available in parallel and serial form with corresponding clock and status signals. All digital input and output signals are TTL/LSTTL-compatible, with internal pull-up resistors included on all digital inputs to eliminate the need for external pull-up resistors on digital inputs not requiring connection. The ADC80H operates equally well with either  $\pm 15V$  or  $\pm 12V$  analog power supplies, and also requires use of a  $+5V$  logic power supply. However, unlike other ADC80-type products, a  $+5V$  analog power supply is not required. It is packaged in a hermetic 32-pin side-braced ceramic dual-in-line package.



# SPECIFICATIONS


## ELECTRICAL

T<sub>A</sub> = +25°C, ±V<sub>CC</sub> = 12V or 15V, V<sub>DD</sub> = +5V unless otherwise specified


MODEL	ADC80H-AH-12			UNITS
	MIN	TYP	MAX	
<b>RESOLUTION</b>			12	Bits
<b>INPUT</b>				
<b>ANALOG</b> Voltage Ranges: Unipolar Bipolar Impedance: 0 to +5V, ±2.5V 0 to +10V, +5V ±10V		0 to +5, 0 to +10 ±2.5, ±5, ±10 2.3 4.6 9.2		V V kΩ kΩ kΩ
<b>DIGITAL</b> Logic Characteristics (Over specification temperature range) V <sub>IH</sub> (Logic "1") V <sub>IL</sub> (Logic "0") I <sub>IH</sub> (V <sub>IN</sub> = +2.7V) I <sub>IL</sub> (V <sub>IN</sub> = +0.4V) Convert Command Pulse Width <sup>(1)</sup>	2.0 -0.3   100		5.5 +0.8 -150 500 2000	V V μA μA nsec
<b>TRANSFER CHARACTERISTICS</b>				
<b>ACCURACY</b> Gain Error <sup>(2)</sup> Offset Error <sup>(2)</sup> : Unipolar Bipolar Linearity Error Differential Linearity Error Inherent Quantization Error		±0.1 ±0.05 ±0.1  1/2	±0.3 ±0.2 ±0.3 ±0.012 ±3/4	% of FSR <sup>(3)</sup> % of FSR % of FSR % of FSR LSB LSB
<b>POWER SUPPLY SENSITIVITY</b> +13.5V ≤ +V <sub>CC</sub> ≤ +16.5V or +11.4V ≤ +V <sub>CC</sub> ≤ +12.6V -16.5V ≤ -V <sub>CC</sub> ≤ -13.5V or -12.6V ≤ -V <sub>CC</sub> ≤ -11.4V +4.5V ≤ V <sub>DD</sub> ≤ +5.5V		+0.003 ±0.003 ±0.002	±0.009 ±0.009 ±0.005	% of FSR/%V <sub>CC</sub> % of FSR/%V <sub>CC</sub> % of FSR/%V <sub>DD</sub>
<b>DRIFT</b> Total Accuracy, Bipolar <sup>(4)</sup> Gain Offset: Unipolar Bipolar Linearity Error Drift Differential Linearity over Temperature Range No Missing Code Temperature Range Monotonicity Over Temperature Range	-25	±10 ±15 ±3 ±7 ±1 Guaranteed	±23 ±30 ±3 ±15 ±3 ±3/4 +85	ppm/°C ppm/°C ppm of FSR/°C ppm of FSR/°C ppm of FSR/°C LSB °C
<b>CONVERSION TIME<sup>(5)</sup></b>	15	22	25	μsec
<b>OUTPUT</b>				
<b>DIGITAL</b> (Bits 1-12, Clock Out, Status, Serial Out) Output Codes <sup>(6)</sup> Parallel: Unipolar Bipolar Serial (NRZ) <sup>(7)</sup> Logic Levels: Logic 0 (I <sub>sink</sub> ≤ 3.2mA) Logic 1 (I <sub>source</sub> ≤ 80μA) Internal Clock Frequency	+2.4V	CSB COB, CTC CSB, COB  545	+0.4	V V kHz
<b>INTERNAL REFERENCE VOLTAGE</b> Voltage Source Current Available for External Loads <sup>(8)</sup> Temperature Coefficient	+6.2 200	+6.3 ±10	+6.4 ±30	μA ppm/°C
<b>POWER SUPPLY REQUIREMENTS</b> Voltage, ±V <sub>CC</sub> V <sub>DD</sub> Current, +I <sub>CC</sub> -I <sub>CC</sub> I <sub>DD</sub> Power Dissipation (±V <sub>CC</sub> = 15V)	±11.4 +4.5	±15 +5.0 5 21 11 450	±16.5 +5.5 8.5 26 15 595	V V mA mA mA mW
<b>TEMPERATURE RANGE</b> (Ambient) Specification Storage	-25 -65		+85 +150	°C °C

NOTES: (1) Accurate conversion will be obtained with any convert command pulse width of greater than 100nsec; however, it must be limited to 2 $\mu$ sec (max) to assure the specified conversion time. (2) Gain and offset errors are adjustable to zero. See "Optional External Gain and Offset Adjustments" section. (3) FSR means Full-Scale Range and is 20V for  $\pm 10$ V range, 10V for  $\pm 5$ V and 0 to +10V ranges, etc. (4) Includes drift due to linearity, gain, and offset drifts. (5) Conversion time is specified using internal clock. For operation with an external clock see "Clock Options" section. This converter may also be short-cycled to less than 12-bit resolution for shorter conversion time; see "Short Cycle Feature" section. (6) CSB means Complementary Straight Binary, COB means Complementary Offset Binary, and CTC means Complementary Two's Complement coding. See Table I for additional information. (7) NRZ means non-return-to-zero coding. (8) External loading must be constant during conversion, and must not exceed 200 $\mu$ A for guaranteed specification.

## CONNECTION DIAGRAM



## MECHANICAL



## ABSOLUTE MAXIMUM RATINGS

+Vcc to Analog Common	0 to +16.5V
-Vcc to Analog Common	0 to -16.5V
Vdd to Digital Common	0 to +7V
Analog Common to Digital Common	$\pm 0.5$ V
Logic Inputs (Convert Command, Clock In) to Digital Common	-0.3V to Vdd + 0.5V
Analog Inputs (Analog In, Bipolar Offset) to Analog Common	$\pm 16.5$ V
Reference Output	Indefinite Short to Common, Momentary Short to Vcc
Power Dissipation	1000mW
Lead Temperature, Soldering	+300°C, 10sec
Thermal Resistance, $\theta_{JA}$	60°C/W

CAUTION: These devices are sensitive to electrostatic discharge. Appropriate I.C. handling procedures should be followed. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## DISCUSSION OF SPECIFICATIONS

### LINEARITY ERROR

Linearity error is defined as the deviation of actual code transition values from the ideal transition values. Under this definition of linearity (sometimes referred to as integral linearity), ideal transition values lie on a line drawn through zero (or minus full scale for bipolar operation) and plus full scale, providing a significantly better definition of converter accuracy than the best-straight-line-fit definition of linearity employed by some manufacturers.

The zero or minus full-scale value is located at an analog input value  $1/2\text{LSB}$  before the first code transition ( $\text{FFF}_H$  to  $\text{FFE}_H$ ). The plus full-scale value is located at an analog value  $3/2\text{LSB}$  beyond the last code transition ( $001_H$  to  $000_H$ ). See Figure 1 which illustrates these relationships. A linearity specification which guarantees  $\pm 1/2\text{LSB}$  maximum linearity error assures the user that no code transition will differ from the ideal transition value by more than  $\pm 1/2\text{LSB}$ .




FIGURE 1. ADC80H Transfer Characteristic Terminology.

Thus, for a converter connected for bipolar operation and with a full-scale range (or span) of 20V ( $\pm 10\text{V}$  operation), the minus full-scale value of  $-10\text{V}$  is 2.44mV below the first code transition ( $\text{FFF}_H$  to  $\text{FFE}_H$  at  $-9.99756\text{V}$ ) and the plus full-scale value of  $+10\text{V}$  is 7.32mV above the last code transition ( $001_H$  to  $000_H$  at  $+9.99268\text{V}$ ). Ideal transitions occur 1LSB (4.88mV) apart, and the  $\pm 1/2\text{LSB}$  linearity specification guarantees that no actual transition will vary from the ideal by more than 2.44mV. The LSB weights, transition values, and code definitions for each possible ADC80H analog input signal range are described in Table 1.

TABLE 1. Input Voltages, Transition Values, LSB Values, and Code Definitions.

Binary (BIN) Output	Input Voltage Range and LSB Values					
	Defined As.	$\pm 10\text{V}$	$\pm 5\text{V}$	$\pm 2.5\text{V}$	0 to $+10\text{V}$	0 to $+5\text{V}$
Code Designation		COB* or CTC**	COB or CTC	COB or CTC	CSB***	CSB
One Least Significant Bit (LSB)	FSR/2 <sup>n</sup> n = 8 n = 10 n = 12	20V/2 <sup>n</sup> 78.13mV 19.53mV 4.88mV	10V/2 <sup>n</sup> 39.06mV 9.77mV 2.44mV	5V/2 <sup>n</sup> 19.53mV 4.88mV 1.22mV	10V/2 <sup>n</sup> 39.06mV 9.77mV 2.44mV	5V/2 <sup>n</sup> 19.53mV 4.88mV 1.22mV
Transition Values MSB LSB 001 <sub>H</sub> to 000 <sub>H</sub> 800 <sub>H</sub> to 7FF <sub>H</sub> FFF <sub>H</sub> to FFE <sub>H</sub>	+Full Scale Mid Scale -Full Scale	+10V - 3/2LSB 0 -10V + 1/2LSB	+5V - 3/2LSB 0 -5V + 1/2LSB	+2.5V - 3/2LSB 0 -2.5V + 1/2LSB	+10V - 3/2LSB +5V 0 + 1/2LSB	+5V - 3/2LSB +2.5V 0 + 1/2LSB

\*COB = Complementary Offset Binary \*\*CTC = Complementary Two's Complement—obtained by using the complement of the most significant bit (MSB). MSB is available on pin 8.  
\*\*\*CSB = Complementary Straight Binary

## CODE WIDTH (QUANTUM)

Code width (or quantum) is defined as the range of analog input values for which a given output code will occur. The ideal code width is 1LSB, which for 12-bit operation with a 20V span is equal to 4.88mV. Refer to Table 1 for LSB values for other ADC80H input ranges.

## DIFFERENTIAL LINEARITY ERROR AND NO MISSING CODES

Differential linearity error is a definition of the difference between an ideal 1LSB code width (quantum) and the actual code width. A specification which guarantees no missing codes requires that every code combination appear in a monotonically increasing sequence as the analog input is increased throughout the range, requiring that every input quantum must have a finite width. If an input quantum has a value of zero (a differential linearity error of  $-1\text{LSB}$ ), a missing code will occur but the converter may still be monotonic. Thus, no missing codes represent a more stringent definition of performance than does monotonicity. ADC80H is guaranteed to have no missing codes to 12-bit resolution over its full specification temperature range.

## QUANTIZATION UNCERTAINTY

Analog-to-digital converters have an inherent quantization error of  $\pm 1/2\text{LSB}$ . This error is a fundamental property of the quantization process and cannot be eliminated.

## UNIPOlar OFFSET ERROR

An ADC80H connected for unipolar operation has an analog input range of 0V to plus full scale. The first output code transition should occur at an analog input value  $1/2\text{LSB}$  above 0V. Unipolar offset error is defined as the deviation of the actual transition value from the ideal value, and is applicable only to converters operating in the unipolar mode.

## BIPOLAR OFFSET ERROR

A/D converter specifications have historically defined bipolar offset at the first transition value above the minus full-scale value. The ADC80H follows this convention. Thus, bipolar offset error for the ADC80H is

defined as the deviation of the actual transition value from the ideal transition value located 1/2LSB above minus full scale.

### GAIN ERROR

The last output code transition (001<sub>11</sub> to 000<sub>11</sub>) occurs for an analog input value 3/2LSB below the nominal plus full-scale value. Gain error is the deviation of the actual analog value at the last transition point from the ideal value.

### ACCURACY DRIFT VS TEMPERATURE

The temperature coefficients for gain, unipolar offset, and bipolar offset specify the maximum change from the actual 25°C value to the value at the extremes of the specification range. The temperature coefficient applies independently to the two halves of the temperature range above and below +25°C.

### POWER SUPPLY SENSITIVITY

Electrical specifications for the ADC80H assume the application of the rated power supply voltages of +5V and ±12V or ±15V. The major effect of power supply voltage deviations from the rated values will be a small change in the plus full-scale value. This change, of course, results in a proportional change in all code transition values (i.e. a gain error). The specification describes the maximum change in the plus full-scale value from the initial value for independent changes in each power supply voltage.

### TIMING CONSIDERATIONS

Timing relationships of the ADC80H are shown in Figure 2. It should be noted that although the convert command pulse width must be between 100nsec and 2μsec to obtain the specified conversion time with internal clock, the ADC80H will accept longer convert commands with no loss of accuracy, assuming that the analog input signal is stable. In this situation, the actual indicated conversion time (during which status is high) for 12-bit operation will be equal to approximately 1μsec less than the sum of the factory-set conversion time and the length of the convert command. The code returned by the converter at the end of the conversion will accurately represent the analog input to the converter at the time the convert command returns to the low state. In addition, although the initial state of the converter will be indeterminate when power is first applied, it is designed to time-out and be ready to accept a convert command within approximately 25μsec after power-up, provided that either an external clock source is present or the internal clock is not inhibited.

During conversion, the decision as to the proper state of any bit (bit "n") is made on the rising edge of clock pulse "n + 1". Thus, a complete conversion requires 13 clock pulses with the status output dropping from logic "1" to logic "0" shortly after the rising edge of the 13th clock pulse, and with valid output data ready to be read at that time. A new conversion may not be initiated until

50nsec after the fall of the last clock pulse (pulse 13 for 12-bit operation).

Additional convert commands applied during conversion will be ignored.




FIGURE 2. ADC80H Timing Diagram (nominal values at +25°C with internal clock).

### DEFINITION OF DIGITAL CODES

#### Parallel Data

Three binary codes are available on the ADC80H parallel output; all three are complementary codes, meaning that logic "0" is true. The available codes are complementary straight binary (CSB) for unipolar input signal ranges, and complementary offset binary (COB) and complementary two's complement (CTC) for bipolar input signal ranges. CTC coding is obtained by complementing bit 1 (the MSB) relative to its normal state for CSB or COB coding; the complement of bit 1 is available on pin 8.

#### Serial Data

Two (complementary) straight binary codes are available on the serial output of the ADC80H; as in the parallel case, they are CSB and COB. The serial data is available only during conversion and appears with the most significant bit (MSB) occurring first. The serial data is synchronous with the internal clock as shown in the timing diagram of Figure 2. The LSB and transition values of Table I also apply to the serial data output, except that the CTC code is not available. All clock pulses available from the ADC80H have equal pulse widths to facilitate transfer of the serial data into external logic devices without external shaping.

# LAYOUT AND OPERATING INSTRUCTIONS

## LAYOUT PRECAUTIONS

Analog and digital commons are not connected together internally in the ADC80H, but should be connected together as close to the unit as possible, preferably to an analog common ground plane beneath the converter. If these common lines must be run separately, use wide conductor pattern and a  $0.01\mu\text{F}$  to  $0.1\mu\text{F}$  nonpolarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog input lines and digital lines should be minimized by careful layout. For instance, if the lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common. If external gain and offset potentiometers are used, the potentiometers and associated resistors should be located as close to the ADC80H as possible.

## POWER SUPPLY DECOUPLING

The power supplies should be bypassed with  $1\mu\text{F}$  to  $10\mu\text{F}$  tantalum bypass capacitors located close to the converter to obtain noise-free operation. Noise on the power supply lines can degrade the converter's performance. Noise and spikes from a switching power supply are especially troublesome.

## ANALOG SIGNAL SOURCE IMPEDANCE

The signal source supplying the analog input signal to the ADC80H will be driving into a nominal DC input impedance of  $2.3\text{k}\Omega$  to  $9.2\text{k}\Omega$  depending upon the range selected. However, the output impedance of the driving source should be very low, such as the output impedance provided by a wideband, fast-settling operational amplifier. Transients in A/D input current are caused by the changes in output current of the internal D/A converter as it tests the various bits. The output voltage of the driving source must remain constant while furnishing these fast current changes. If the application requires a sample/hold, select a sample/hold with sufficient bandwidth to preserve the accuracy or use a separate wideband buffer amplifier to lower the output impedance.

## INPUT SCALING

The ADC80H offers five standard input ranges:  $0\text{V}$  to  $+5\text{V}$ ,  $0\text{V}$  to  $+10\text{V}$ ,  $\pm 2.5\text{V}$ ,  $\pm 5\text{V}$ , and  $\pm 10\text{V}$ . The input range should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the converter. Select the appropriate input range as indicated by Table II. The input circuit architecture is illustrated in Figure 3. Use of external padding resistors to modify the factory-set input ranges (such as addition of a small external input resistor to change the  $10\text{V}$  range to a  $10.24\text{V}$  range) will require matching of the external fixed resistor values to individual devices, due to the large tolerance of the internal

input resistors. Alternatively, the gain range of the converter may easily be increased a small amount by use of a low temperature coefficient potentiometer in series with the analog input signal or by the decreasing the value of the gain adjust series resistor in Figure 5.

TABLE II. ADC80H Input Scaling Connections.

Input Signal Range	Output Code	Connect Pin 12 To Pin	Connect Pin 14 To	Connect Input Signal To
$\pm 10\text{V}$	COB or CTC	11	Input Signal	14
$\pm 5\text{V}$	COB or CTC	11	Open	13
$\pm 2.5\text{V}$	COB or CTC	11	Pin 11	13
$0$ to $+5\text{V}$	CSB	15	Pin 11	13
$0$ to $+10\text{V}$	CSB	15	Open	13




FIGURE 3. ADC80H Input Scaling Circuit.

## CALIBRATION

### Optional External Gain And Offset Adjustments

Gain and offset errors may be trimmed to zero using external offset and gain trim potentiometers connected to the ADC80H as shown in Figures 4 and 5 for both unipolar and bipolar operation. Multiturn potentiometers with  $100\text{ppm}/^\circ\text{C}$  or better TCR are recommended for minimum drift over temperature and time. These




FIGURE 4. Two Methods of Connecting Optional Offset Adjust.




FIGURE 5. Two Methods of Connecting Optional Gain Adjust.

potentiometers may be of any value between 10kΩ and 100kΩ. All fixed resistors should be 20% carbon or better. Although not necessary in some applications, pin 16 (Gain Adjust) should be preferably bypassed with a 0.01μF nonpolarized capacitor to analog common to minimize noise pickup at this high impedance point, even if no external adjustment is required.

### Adjustment Procedure

**OFFSET**—Connect the offset potentiometer as shown in Figure 4. Set the input voltage to the nominal zero or minus full-scale voltage plus 1/2LSB. For example, referring to Table I, this value is  $-10V + 2.44mV$  or  $-9.99756V$  for the  $-10V$  to  $+10V$  range.

With the input voltage set as above, adjust the offset potentiometer until an output code is obtained which is alternating between FFE<sub>H</sub> and FFF<sub>H</sub> with approximately 50% occurrence of each of the two codes. In other words, the potentiometer is adjusted until bit 12 (the LSB) indicates a true (logic "0") condition approximately half the time.

**GAIN**—Connect the gain adjust potentiometer as shown in Figure 5. Set the input voltage to the nominal plus full-scale value minus 3/2LSB. Once again referring to Table I, this value is  $+10V - 7.32mV$  or  $+9.99268V$  for

the  $-10V$  to  $+10V$  range. Adjust the gain potentiometer until the output code is alternating between 000<sub>H</sub> and 001<sub>H</sub> with an approximate 50% duty cycle. As in the case of offset adjustment, this procedure sets the converter end-point transition to a precisely known value.

### CLOCK OPTIONS

The ADC80H is extremely versatile in that it can be operated in several different modes with either internal or external clock. Most of these options can be implemented with inexpensive TTL logic as shown in Figures 6 through 9. When operating with an external clock, the conversion time may be as short as 15μsec (800kHz external clock frequency) with assured performance within specified limits. When operating with the internal clock, pin 19 (external clock input) and pin 20 (clock inhibit) may be left unconnected. No external pull-ups are required due to the inclusion of pull-up resistors in the ADC80H. Pin 20 (clock inhibit) must be grounded for use with an external clock, which is applied to pin 19.

### SHORT-CYCLE FEATURE

A short-cycle input (pin 21) permits the conversion to be terminated after any number of desired bits has been converted, allowing shorter conversion times in applica-




FIGURE 6. Internal Clock--Normal Operating Mode. (Conversion initiated by the rising edge of the convert command. The internal clock runs only during conversion.)




FIGURE 7. Continuous External Clock. (Conversion initiated by rising edge of convert command. The convert command must be synchronized with clock.)




FIGURE 8. Continuous Conversion with External Clock. (Conversion is initiated by 14th clock pulse. Clock runs continuously.)




FIGURE 9. Continuous Conversion with 600nsec between Conversions. (Circuit insures that conversion will start when power is applied.)



tions not requiring full 12-bit resolution. In these situations, the short-cycle pin should be connected to the bit output pin of the next bit after the desired resolution. For example, when 10-bit resolution is desired, pin 21 is connected to pin 28 (bit 11). In this example, the conversion cycle terminates and status is reset after the bit 10 decision. Short-cycle pin connections and associated maximum 12-, 10-, and 8-bit conversion times (with internal clock) are shown in Table III. Also shown are recommended minimum conversion times (external clock) for these conversion lengths to obtain the stated accuracies. The ADC80H is not factory-tested for these external clock conversion speeds and the product is not guaranteed to achieve the stated accuracies under these operating conditions; the recommended values are offered as an aid to the user.

TABLE III. Short-Cycle Connections and Conversion Times for 8-, 10-, and 12-Bit Resolutions—ADC80H.

Resolution (Bits)	12	10	8
Connect pin 21 to	Pin 9 or NC	Pin 28	Pin 30
Maximum Conversion Time <sup>(1)</sup> Internal Clock (μsec)	25	22	18
Minimum Conversion Time <sup>(1)</sup> External Clock (μsec)	15	13	10
Maximum Linearity Error At +25°C (% of FSR)	0.012	0.048	0.20

NOTE: (1) Conversion time to maintain  $\pm 1/2$ LSB linearity error.

## ENVIRONMENTAL SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials, and fabrication of the device—it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown Q models are environmentally screened versions of our standard industrial products, designed to provide enhanced reliability. The screening illustrated in Table IV is performed

to selected methods of MIL-STD-883. Reference to these methods provides a convenient way of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD-883.

TABLE IV. Screening Flow for ADC80H-AH-12Q

Screen	MIL-STD-883 Method, Condition	Screening Level
Internal Visual	Burr-Brown QC4118	
High Temperature Storage (Stabilization Bake)	1008, C	24 hour, +150°C
Temperature Cycling	1010, C	10 cycles, -65°C to +150°C
Constant Acceleration	2001, A	5000 G
Electrical Test	Burr-Brown test procedure	
Burn-in	1015, B	160 hour, -125°C, steady-state
Hermeticity: Fine Leak Gross Leak	1014, A1 or A2 1014, C	$5 \cdot 10^{-7}$ atm cc/sec bubble test only, preconditioning omitted
Final Electrical	Burr-Brown test procedure	
Final Drift	Burr-Brown test procedure	
External Visual	Burr-Brown QC5150	



# ADC84 ADC85

For a /883B version of this product, see ADC87/883B in the Military Products section.

## IC ANALOG-TO-DIGITAL CONVERTERS

### FEATURES

- **COMPACT DESIGN** - Self-contained with internal clock, comparator, reference, and input buffer amplifier  
32-pin ceramic or hermetic metal package
- **FAST CONVERSION SPEEDS**  
Provide Fast Signal Sampling Rates  
12-bits - 10 $\mu$ sec, 10-bits - 6 $\mu$ sec  
Faster conversion speeds obtainable with "Short-Cycling" and adjustable clock rate
- **LOW COST** - ADC84KG-12

### DESCRIPTION

The ADC84 and ADC85 families of 10- and 12-bit analog-to-digital converters utilize state-of-the-art IC and laser-trimmed thin-film components, and are packaged in a compact 32-pin dual-in-line packages. Complete with internal reference and input buffer amplifier, they offer versatility and performance formerly offered only in larger modular or rack-mount packages.

Thin-film internal scaling resistors are provided for the selection of analog input signal ranges of  $\pm 2.5V$ ,  $\pm 5V$ ,  $\pm 10V$ , 0 to +5V or 0 to +10V. Gain and offset errors may be externally trimmed to zero, offering initial accuracies of better than  $\pm 0.012\%$  ( $\pm 1/2LSB$ ).

The fast conversion speeds of 10 $\mu$ sec for 12-bit and 6 $\mu$ sec for 10-bit resolution make these ADC's excellent for a wide range of applications where system throughput sampling rates from 100kHz to 120kHz are required. In addition, they may be short cycled and the clock rate control may be used to obtain faster conversion speeds at low resolutions.

Data is available in parallel and serial form with corresponding clock and status signals. All digital input and output signals are DTL/TTL-compatible. Power supply voltages are  $\pm 15VDC$  and +5VDC.

## DISCUSSION OF PERFORMANCE

The accuracy of a successive approximation A/D converter is described by the transfer function shown in Figure 1. All successive approximation A/D converters have an inherent Quantization Error of  $\pm 1/2$ LSB. The remaining errors in the A/D converter are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, power supply rejection, and reference errors. In summary, these errors consist of initial errors including Gain, Offset, Linearity, Differential Linearity and Power Supply Sensitivity. Initial Gain and Offset errors may be adjusted to zero. Gain drift over temperature rotates the line (Figure 1) about the zero or minus full scale point (all bits OFF) and Offset drift shifts the line left or right over the operating temperature range. Linearity error is unadjustable and is the most meaningful indicator of A/D converter accuracy. Linearity error is the deviation of an actual bit transition from the ideal transition value at any level over the range of the A/D converter. A Differential Linearity error of  $\pm 1/2$ LSB means that the width of each bit step over the range of the A/D converter is  $1\text{LSB} \pm 1/2\text{LSB}$ .

The ADC84 and ADC85 are also monotonic, assuring that the output digital code either increases or remains

the same for increasing analog input signals. Burr-Brown also guarantees that these converters will have no missing codes over a specified temperature range.




FIGURE 1. Input vs Output for an Ideal Bipolar A/D Converter.

## TIMING CONSIDERATIONS

The timing diagram of the ADC's (see Figure 2) assumes an analog input such that the positive true digital word 100110001001 exists. The output will be complementary as shown in Figure 2 (011001110110 is the digital output).




FIGURE 2. ADC84 and ADC85 Timing Diagram.

# SPECIFICATIONS

## ELECTRICAL

Typical at +25°C and rated power supplies otherwise noted.


MODEL	ADC85		ADC85C		ADC84KG		UNITS
	10	12	10	12	10	12	BITS
<b>INPUT</b>							
<b>ANALOG INPUTS</b>							
Voltages Ranges							
Bipolar	±2.5, ±5, ±10						V
Unipolar	0 to +5, 0 to +10						V
Impedance (Direct Input)							
0 to +5V, ±2.5V	2.5						kΩ
0 to +10V, ±5V	5						kΩ
±10V	10						kΩ
Buffer Amplifier							
Impedance, min	100						MΩ
Bias Current	50						nA
Settling Time to 0.01% for 20V step <sup>(1)</sup>	2						μsec
<b>DIGITAL INPUTS<sup>(2)</sup></b>							
Convert Command	Positive pulse 50nsec wide, min. Trailing Edge "1" to "0" initiates conversion						
Logic Loading	1						TTL Load
External Clock	See External Clock paragraph						
<b>TRANSFER CHARACTERISTICS</b>							
<b>ERROR</b>							
Gain Error	±0.1 (Adjustable to zero)						%
Offset Error	Adjustable to zero						% of FSR <sup>(3)</sup>
Unipolar	±0.05						% of FSR
Bipolar	±0.1						% of FSR
Linearity Error, max <sup>(4)</sup>	±0.048	±0.012	±0.048	±0.012	±0.048	±0.012	% of FSR
Inherent Quantization Error	±1/2						LSB
Differential Linearity Error	±1/2						LSB
No Missing Codes	-25 to +85	0 to +70	0 to +70	0 to +70	0 to +70	0 to +70	°C
Power Supply Sensitivity							
±15VDC	±0.004						% of FSR/%V <sub>S</sub>
+5VDC	±0.001						% of FSR/%V <sub>S</sub>
<b>DRIFT</b>							
Specification Temperature Range	-25 to +85		0 to +70		0 to +70		°C
Gain, max	±20	±15	±40	±25	±30		ppm/°C
Offset							
Unipolar	±3	±3	±3	±3	±3	±3	ppm of FSR/°C
Bipolar	±10	±7	±20	±12	±15	±15	ppm of FSR/°C
Linearity, max	±3	±2	±3	±3	±3	±3	ppm of FSR/°C
Monotonicity	Guaranteed						
<b>CONVERSION SPEED (max)<sup>(5)(6)</sup></b>	6	10	6	10	6	10	μsec
<b>OUTPUT</b>							
<b>DIGITAL DATA</b>							
All codes complementary							
Parallel Output Codes <sup>(7)</sup>							
Unipolar	CSB						
Bipolar	COB, CTC						
Output Drive	2						TTL Loads
Serial Data Codes (NRZ)	CSB, COB						
Output Drive	2						TTL Loads
Status	Logic "1" during conversion						
Status Output Drive	2						TTL Loads
Internal Clock							
Clock Output Drive	2						TTL Loads
Frequency <sup>(8)</sup>	1.9	1.35	1.9	1.35	1.9	1.35	MHz
<b>INTERNAL REF. VOLTAGE</b>	6.3						V
Max External Current With no degradation of Specifications	200						μA
Tempco of Drift, max	±5	±5	±10	±10	±20	±20	ppm/°C
<b>POWER REQUIREMENTS</b>							
Rated Voltages	±15, +5						V
Range for Rated Accuracy	4.75 to 5.25 and ±14.5 to ±15.5						V
Supply Drain +15VDC	+45						mA
-15VDC	-35						mA
+5VDC	+120						mA
<b>TEMPERATURE RANGE</b>							
Specification	-25 to +85		0 to +70		0 to +70		°C
Operating (derated specs)			-55 to +85		+110°C case Temp.		°C
Storage	-55 to +125		-55 to +125		-55 to +125		°C
<b>PACKAGE (see Mechanical Specifications)</b>	Metal   Hermetic				Ceramic		

**NOTES:**


1. This settling time adds to conversion speed when buffer is connected to input.
2. DTL/TTL compatible; i.e., Logic "0" = 0.8V max, Logic "1" = 2.0V, min for inputs. For digital outputs, Logic "0" = +0.4V max, Logic "1" = 2.4V, min.
3. FSR means Full Scale Range - for example, unit connected for  $\pm 10V$  range has 20V FSR.

4. Error shown is the same as  $\pm 1/2LSB$  max linearity error in % of FSR.
5. Conversion time may be shortened with "short cycle" set for lower resolution. See Table III.
6. Internal Clock is externally adjustable.
7. See Table II. CSB - Complementary Straight Binary. COB - Complementary Offset Binary. CTC - Complementary Two's Complement.

## CONNECTION DIAGRAM



## TYPICAL PERFORMANCE CURVES



# DEFINITION OF DIGITAL CODES

## PARALLEL DATA

Three binary codes are available on the ADC84 and ADC85 parallel output; they are complementary (logic "0" is true) straight binary (CSB) for unipolar input signal ranges and complementary two's complement (CTC) and complementary offset binary (COB) for bipolar input signal ranges.

Table I describes the LSB, transition values and code definitions for each possible analog input signal range for 8-, 10-, and 12-bit resolutions.

## SERIAL DATA

Two straight binary (complementary) codes are available on the serial output line; they are CSB and COB. The serial data is available only during conversion and appears with the most significant bit (MSB) occurring first. The serial data is synchronous with the internal clock as shown in the timing diagram of Figure 2. The LSB and transition values shown in Table I also apply to the serial data output except for the CTC code.

TABLE I. Input Voltages, Transition Values, LSB Values, and Code Definitions.

Binary (BIN) Output	INPUT VOLTAGE RANGE AND LSB VALUES					
	Defined As:	±10V	±5V	±2.5V	0 to +10V	0 to +5V
Analog Input Voltage Ranges						
Code Designation		COB* or CTC***	COB* or CTC***	COB* or CTC***	CSB**	CSB**
One Least Significant Bit (LSB)	FSR 2 <sup>n</sup> n = 8  n = 10  n = 12	20V 2 <sup>n</sup> 78.13mV  19.53mV  4.88mV	10V 2 <sup>n</sup> 39.06mV  9.77mV  2.44mV	5V 2 <sup>n</sup> 19.53mV  4.88mV  1.22mV	10V 2 <sup>n</sup> 39.06mV  9.77mV  2.44mV	5V 2 <sup>n</sup> 19.53mV  4.88mV  1.22mV
Transition Values MSB      LSB						
000 ... 000****	+Full Scale	+10V -3/2LSB	+5V -3/2LSB	+2.5 -3/2LSB	+10V -3/2LSB	+5V -3/2LSB
011 ... 111	MIL Scale	0	0	0	+5V	+2.5V
111 ... 110	-Full Scale	-10V +1/2LSB	-5V + 1/2LSB	-2.5V +1/2LSB	0 + 1/2LSB	0 + 1/2LSB
*COB = Complementary Offset Binary		***CTC = Complementary Two's complement - obtained by using the complement of the most-significant bit (MSB). MSB is available on pin-13.			****Voltages given are the nominal value for transition to the code specified.	
**CSB = Complementary Straight Binary						

## DISCUSSION OF SPECIFICATIONS

The ADC84 and ADC85 are specified to provide critical performance criteria for a wide variety of applications. The most critical specifications for an A/D converter are linearity, drift, gain and offset errors and conversion speed effects on accuracy. These ADC's are factory-trimmed and tested for all critical key specifications.

### GAIN AND OFFSET ERROR

Initial Gain and Offset errors are factory-trimmed to ±0.1% of FSR (±0.05% for unipolar offset) at 25°C. These errors may be trimmed to zero by connecting external trim potentiometers as shown on next page.

### ACCURACY DRIFT VS TEMPERATURE

Three major drift parameters degrade A/D converter accuracy over temperature; they are gain, offset and linearity drift. The worst-case accuracy drift is the summation of all three drift errors over temperature. Statistically, these errors do not add algebraically, but are random variables which behave as root-sum-squared (RSS) or 1σ errors as follows:

$$RSS = \sqrt{eg^2 + eo^2 + ee^2}$$

where eg = gain drift error (ppm/°C)

eo = offset drift error (ppm of FSR/°C)

ee = linearity error (ppm of FSR/°C)

For the ADC85-12 operating in the unipolar mode the total RSS drift is ±15.42ppm/°C and for bipolar operation the total RSS drift is ±16.7ppm/°C.

### ACCURACY VS SPEED

In successive approximation A/D converters, the conversion speed affects linearity and differential linearity errors. Conversion speed and its effect on linearity and differential linearity errors for the ADC84 and ADC85 are shown in Typical Performance Curves.

The conversion speeds are specified for a maximum linearity error of ±1/2LSB with the internal clock. Faster conversion speeds are possible (see Clock Rate Control Alternate Connections).

### POWER SUPPLY SENSITIVITY

Changes in the DC power supplies will affect accuracy. The ADC84 and the ADC85 power supply sensitivity is specified for ±0.003% of FSR/%V<sub>s</sub> for ±15VDC supplies and ±0.0015% of FSR/%V<sub>s</sub> for +5VDC supplies. Normally, regulated power supplies with 1% or less ripple are recommended for use with these ADC's. See Layout Precautions and Power Supply Decoupling on next page.

# LAYOUT AND OPERATING INSTRUCTIONS

## LAYOUT PRECAUTIONS

Analog and digital commons are not connected internally in the ADC84 and ADC85, but should be connected together as close to the unit as possible, preferably to a large ground plane under the ADC. If these grounds must be run separately, use wide conductor pattern and a  $0.01\mu\text{F}$  to  $0.1\mu\text{F}$  nonpolarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog inputs and digital lines should be minimized by careful layout.

## POWER SUPPLY DECOUPLING

The power supplies should be bypassed with tantalum or electrolytic type capacitors as shown in Figure 3 to obtain noise free operation. These capacitors should be located close to the ADC.  $1\mu\text{F}$  electrolytic type capacitors should be bypassed with  $0.01\mu\text{F}$  ceramic capacitors for improved high frequency performance.




FIGURE 3. Recommended Power Supply Decoupling.

## OPTIONAL EXTERNAL GAIN AND OFFSET ADJUSTMENTS

Gain and Offset errors may be trimmed to zero using external gain and offset trim potentiometers connected to the ADC as shown in Figures 5 and 6. Multiturn potentiometers with 100ppm/°C or better TCR's are recommended for minimum drift over temperature and time. These pots may be any value from 10kΩ to 100kΩ. All resistors should be 20% carbon or better. Pin 27 (Gain Adjust) should be bypassed with  $0.01\mu\text{F}$  to reduce noise pickup and Pin 22 (Offset Adjust) may be left open if no external adjustment is required.

### ADJUSTMENT PROCEDURE

**Offset** - Connect the Offset potentiometer as shown in Figure 5. Sweep the input through the end point transition voltage that should cause an output transition to all bits off ( $E_{IN}^{OFF}$ ).

Adjust the Offset potentiometer until the actual end point transition voltage occurs at  $E_{IN}^{OFF}$ . The ideal transition voltage values of the input are given in Table I.

**Gain** - Connect the Gain adjust potentiometer as shown in Figure 6. Sweep the input through the end point transition voltage that should cause an output transition to all bits on ( $E_{IN}^ON$ ). Adjust the Gain potentiometer until the actual end point transition voltage occurs at  $E_{IN}^ON$ .

Table I details the transition voltage levels required.

## INPUT SCALING

The analog input should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table II. See Figure 4 for circuit details.




FIGURE 4. Input Scaling Circuit - ADC84 and ADC85.

TABLE II. ADC84 and ADC85 Input Scaling Connections.

Input Signal Range	Output Code	Connect Pin 23 To Pin	Connect Pin 25 To	For Buffered Input* Connect Pin 29 To Pin	For Direct Input (see note) Connect Input Signal To Pin
±10V	COB or CTC	22	Input Signal**	25	25
±5V	COB or CTC	22	Open	24	24
±2.5V	COB or CTC	22	Pin 22	24	24
0 to +5V	CSB	26	Pin 22	24	24
0 to +10V	CSB	26	Open	24	24

\*Connect to Pin 29 or input signal as shown in next two columns.

\*\*The input signal is connected to Pin 30 if the buffer amplifier is used.

NOTE: If the buffer amplifier is not used, the input Pin 30 must be grounded (Pin 26).




FIGURE 5. Two Methods of Connecting Optional Offset Adjust with a 0.4% of FSR Range of Adjustment.




FIGURE 6. Two Methods of Connecting Optional Gain Adjust with a 0.6% Range of Adjustment.

## CLOCK RATE CONTROL ALTERNATE CONNECTIONS

If adjustment of the Clock Rate is desired for faster conversion speeds, the Clock Rate Control may be connected to an external multturn trim potentiometer with TCR of  $\pm 100\text{ppm}/^\circ\text{C}$  or less as shown in Figures 7A and 7B. If the potentiometer is connected to  $-15\text{VDC}$ , conversion time can be increased as shown in Figure 8. If these adjustments are used, delete the connections shown in Table III for pin 17. See Typical Performance Curves for nonlinearity error vs. clock frequency, and Figure 8 for the effect of the control voltage on clock speed. Operation with clock rate control voltage of less than  $-1\text{VDC}$  is not recommended.




FIGURE 7A. 12-Bit Clock Rate Control Optional Fine Adjust.




FIGURE 7B. 8-Bit Clock Rate Control Optional Fine Adjust.




FIGURE 8. Conversion Time vs Clock Speed Control Voltage.

## EXTERNAL CLOCK

If an external clock is used, connect the external clock to convert command, pin 21. The convert command shown in Figure 2 is not used. After each conversion is completed, a new conversion cycle will automatically start of the first falling edge of the external clock following the completion of conversion. The clock-out signal will remain as shown in Figure 2 even if an external clock is used. The external clock pulse must be a negative going pulse with a width between 100nsec and 200nsec as shown in Figure 2.

## ADDITIONAL CONNECTIONS REQUIRED

The ADC84 and ADC85 may be operated at faster speeds for resolutions less than 12 bits by connecting the Short Cycle input, pin 14, as shown in Table III. Conversion speeds, linearity and resolution are shown for reference. Specifications for 10-bit units assume connections as shown below.

TABLE III. Short Cycle Connections and Specifications for 8- to 12-Bit Resolution.

RESOLUTION (Bits)	12	10	8
Connect Pin 17 to <sup>(1)</sup>	Pin 15	Pin 16	Pin 28
Connect Pin 14 to	Pin 16	Pin 2	Pin 4
Maximum Conversion Speed $\mu\text{sec}$ <sup>(2)</sup>	10	6	4
Maximum Nonlinearity at 25°C (% of FSR)	0.012 <sup>(3)</sup>	0.048 <sup>(4)</sup>	0.20 <sup>(4)</sup>

### NOTES

1. Connect only if clock rate control is not used.
2. Max. conversion speeds to maintain  $\pm 1/2\text{LSB}$  nonlinearity error.
3. 12-bit models only.
4. 10- or 12-bit models.

## CONVERTER INITIALIZATION

On power-up, the state of the ADC internal circuitry is indeterminate. One conversion cycle is required to initialize the converter after power is applied.

## OUTPUT DRIVE

Normally all ADC84 and ADC85 logic outputs will drive 2 standard TTL-loads; however, if long digital lines must be driven, external logic buffers are recommended.

## HEAT DISSIPATION

The ADC84 and ADC85 dissipate approximately 1.2W and the packages have a case-to-ambient thermal resistance ( $\theta_{CA}$ ) should be lowered by a heat-sink or by forced air over the surface of the package). See Figure 9 for  $\theta_{CA}$  requirement above 70°C. If the converter is mounted on a PC card, improved thermal contact with the copper ground plane under the case can be achieved using a silicone heat-sink compound. On a 0.062-inch thick PC card with 16 square-inch minimum area, this technique will allow operation to 85°C.




FIGURE 9.  $\theta_{CA}$  Requirement Above 70°C.



# HIGH RELIABILITY A/D CONVERTERS

Each of the ADC85 models are available screened to the requirements of the Burr-Brown Q-Program, which consists of a sequence of thermal and mechanical stress

procedures, plus a verification of package hermeticity. The diagram below illustrates the screening sequence which is applied to 100% of the Q-Screened A/D converters.

High Temp. Storage (MIL-STD-883)	Temperature Cycling (MIL-STD-883)	Hermeticity Gross Leak (MIL-STD-883)	Hermeticity Fine Leak (MIL-STD-883)	Burn-In (MIL-STD-883)	Centrifuge (MIL-STD-883)
Method 1008 Condition B +125°C 24 Hours	Method 1010 Condition B -55 to +25°C 10 Cycles	Method 1014 Condition C Step 1 Fluorocarbon	Method 1014 Condition A Helium 5 x 10 <sup>-7</sup> cc/sec	Method 1015 Condition D 168 Hours +70°C ADC85C +85°C ADC85	Method 2001 2,000 G Y <sub>1</sub> Axis

## MECHANICAL

### ADC84

NOTE:  
Leads in true position within 0.010" (0.255mm)  
R at MMC at seating plane.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.700	1.760	43.18	44.70
B	1.120	1.160	28.45	29.46
C	.170	.230	4.32	5.84
D	.018	.021	0.46	0.53
F	.035	.060	0.89	1.27
G	.100 BASIC		2.54 BASIC	
H	.110	.130	2.79	3.30
K	.150	.250	3.81	6.35
L	.900 BASIC		22.86 BASIC	
N	.002	.010	0.05	0.25
R	.110	.130	2.79	3.30

PINS: Pin material and plating composition conform to method 2003 solderability of MIL-STD-883 - except paragraph 3.2  
CASE: Ceramic  
MATING CONNECTOR: 2302MC  
Set of two 16-pin strips  
WEIGHT: 13 grams (0.46 oz.)

### ADC85, ADC85C

NOTE:  
Leads in true position within 0.010" (0.255mm)  
R at MMC at seating plane.


Pin 1 identified on bottom by contrasting color of glass or square corner.

Pin numbers shown for reference only. Numbers may not be marked on package.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.720	1.760	43.69	44.70
B	1.120	1.160	28.45	29.46
C	.170	.250	4.32	6.35
D	.016	.021	0.41	0.53
G	.100 BASIC		2.54 BASIC	
H	.100	.140	2.54	3.56
K	.150	.300	3.81	7.62
L	.900 BASIC		22.86 BASIC	
R	.100	.140	2.54	3.56

PINS: Pin material and plating composition conform to method 2003 solderability of MIL-STD-883 - except paragraph 3.2  
CASE: Kovar, Nickel plated  
MATING CONNECTOR: 2302MC  
Set of two 16-pin strips  
WEIGHT: 13 grams (0.46 oz.)

## ORDERING INFORMATION





# ADC574A

## Microprocessor-Compatible ANALOG-TO-DIGITAL CONVERTER

### FEATURES

- COMPLETE 12-BIT A/D CONVERTER WITH REFERENCE, CLOCK, AND 8-, 12-, OR 16-BIT MICROPROCESSOR BUS INTERFACE
- IMPROVED PERFORMANCE SECOND SOURCE FOR 574A-TYPE A/D CONVERTERS
  - 25 $\mu$ s Maximum Conversion Time
  - 150ns Bus Access Time
  - A<sub>1</sub> Input: Bus Contention During Read Operation Eliminated
- FULLY SPECIFIED FOR OPERATION ON  $\pm 12$ V OR  $\pm 15$ V SUPPLIES
- NO MISSING CODES OVER TEMPERATURE
  - 0°C to +75°C: ADC574AJH, KH Grades
  - 55°C to +125°C: ADC574ASH, TH Grades

### DESCRIPTION

The ADC574A is a 12-bit successive approximation analog-to-digital converter, utilizing state-of-the-art CMOS and laser-trimmed bipolar die custom-designed for freedom from latch-up and for optimum AC performance. It is complete with a self-


contained +10V reference, internal clock, digital interface for microprocessor control, and three-state outputs.

The reference circuit, containing a buried zener, is laser-trimmed for minimum temperature coefficient. The clock oscillator is current-controlled for excellent stability over temperature. Full-scale and offset errors may be externally-trimmed to zero. Internal scaling resistors are provided for the selection of analog input signal ranges of 0V to +10V, 0V to +20V,  $\pm 5$ V, and  $\pm 10$ V.

The converter may be externally programmed to provide 8- or 12-bit resolution. The conversion time for 12 bits is factory set for 20 $\mu$ s typical.

Output data are available in a parallel format from TTL-compatible three-state output buffers. Output data are coded in straight binary for unipolar input signals and bipolar offset binary for bipolar input signals.

The ADC574A, available in both industrial and military temperature ranges, requires supply voltages of +5V and  $\pm 12$ V or  $\pm 15$ V. It is packaged in a hermetic 28-pin side-brazed ceramic DIP.



# SPECIFICATIONS

## ELECTRICAL

T<sub>A</sub> = +25°C, V<sub>CC</sub> = +12V or +15V, V<sub>EE</sub> = -12V or -15V, V<sub>Logic</sub> = +5V unless otherwise specified.

MODEL	ADC574AJH, ADC574ASH			ADC574AKH, ADC574ATH			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>RESOLUTION</b>			12			.	Bits
<b>INPUT</b>							
<b>ANALOG</b> Voltage Ranges: Unipolar Bipolar Impedance: 0 to +10V, ±5V ±10V, 0V to +20V		0 to +10, 0 to +20 ±5, ±10			*	*	V V kΩ kΩ
<b>DIGITAL</b> (CE, CS, R/C, A <sub>0</sub> , 12/8) Over Temperature Range Voltages: Logic 1 Logic 0 Current, 0.0V ≤ V <sub>IN</sub> ≤ 5.0V Capacitance	+2.4 <sup>(1)</sup> -0.5 -5		+5.5 +0.8 +5	*	*	*	V V μA pF
<b>TRANSFER CHARACTERISTICS</b>							
<b>ACCURACY</b> At +25°C Linearity Error Unipolar Offset Error (adjustable to zero) Bipolar Offset Error (adjustable to zero) Full-Scale Calibration Error <sup>(2)</sup> (adjustable to zero) No Missing Codes Resolution Inherent Quantization Error T <sub>MIN</sub> to T <sub>MAX</sub> Linearity Error: J, K Grades S, T Grades Full-Scale Calibration Error Without Initial adjustment <sup>(2)</sup> : J, K Grades S, T Grades Adjusted to zero at +25°C: J, K Grades S, T Grades No Missing Codes Resolution	11	±1/2	±1 ±2 ±10 ±0.3	12	*	±1/2 . ±4 .	LSB LSB LSB % of FS <sup>(3)</sup> Bits LSB % of FS % of FS % of FS % of FS % of FS Bits
<b>POWER SUPPLY SENSITIVITY</b> Change in Full-Scale Calibration +13.5V < V <sub>CC</sub> < +16.5V or +11.4V < V <sub>CC</sub> < +12.6V -16.5V < V <sub>EE</sub> < -13.5V or -12.6V < V <sub>EE</sub> < -11.4V +4.5V < V <sub>Logic</sub> < +5.5V			±2 ±2 ±1/2			±1 ±1 .	LSB LSB LSB
<b>CONVERSION TIME<sup>(4)</sup></b> 8-Bit Cycle 12-Bit Cycle	10 15	13 20	17 25	*	*	*	μs μs
<b>DRIFT</b> Unipolar Offset: J, K Grades S, T Grades Change over Temperature Range, All Grades Bipolar Offset, All Grades Change over Temperature Range: J, K Grades S, T Grades Full-Scale Calibration: J, K Grades S, T Grades Change over Temperature Range: J, K Grades S, T Grades			±10 ±5 ±2 ±10 ±2 ±4 ±45 ±50 ±9 ±20			±5 ±2.5 ±1 ±5 ±1 ±2 ±25 ±25 ±5 ±10	ppm/°C ppm/°C LSB ppm/°C LSB LSB ppm/°C ppm/°C LSB LSB
<b>OUTPUT</b>							
<b>DIGITAL</b> (DB <sub>11</sub> - DB <sub>0</sub> , STATUS) Over Temperature Range Output Codes: Unipolar Bipolar Logic Levels: Logic 0 (I <sub>sink</sub> = 1.6mA) Logic 1 (I <sub>source</sub> = 500μA) Leakage, Data Bits Only, High-Z State Capacitance	+2.4 -5	0.1 5	+5			*	V V μA pF
<b>INTERNAL REFERENCE VOLTAGE</b> Voltage Source Current Available for External Loads <sup>(5)</sup>	+9.9 2.0	+10.0	+10.1	*	*	*	V mA

## ELECTRICAL (CONT)

$T_A = +25^\circ\text{C}$ ,  $V_{CC} = +12\text{V}$  or  $+15\text{V}$ ,  $V_{EE} = -12\text{V}$  or  $-15\text{V}$ ,  $V_{LOGIC} = +5\text{V}$  unless otherwise specified.

MODEL	ADC574AJH, ADC574ASH			ADC574AKH, ADC574ATH			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>POWER SUPPLY REQUIREMENTS</b>							
Voltage: $V_{CC}$	+11.4		+16.5	*		*	V
$V_{EE}$	-11.4		-16.5	*		*	V
$V_{LOGIC}$	+4.5		+5.5	*		*	V
Current: $I_{CC}$		11	15	*	*	*	mA
$I_{EE}$		21	28	*	*	*	mA
$I_{LOGIC}$		7	15	*	*	*	mA
Power Dissipation ( $\pm 15\text{V}$ Supplies)		515	720	*	*	*	mW
<b>TEMPERATURE RANGE (Ambient)</b>							
Specification: J, K Grades	0		+75	*		*	$^\circ\text{C}$
S, T Grades	-55		+125	*		*	$^\circ\text{C}$
Storage	-65		+150	*		*	$^\circ\text{C}$

\* Same specification as grade to the immediate left.


NOTES: (1) Although this guaranteed threshold is higher than the standard TTL guaranteed level (+2.0V), bus loading is much less. Typical input current is only 0.25% of a standard TTL load. (2) With fixed  $50\Omega$  resistor from REF OUT to REF IN. This parameter is also adjustable to zero at  $+25^\circ\text{C}$  (see "Optional External Full Scale and Offset Adjustments" section). (3) FS in this specification table means Full-Scale Range. That is, for a  $\pm 10\text{V}$  input range, FS means 20V; for a 0 to  $+10\text{V}$  range, FS means 10V. Use of the term Full Scale for these specifications instead of Full-Scale Range is consistent with other vendors' 574 and 574A specification tables. (4) See "Controlling the ADC574A" section for detailed information concerning digital timing. (5) External loading must be constant during conversion. When supplying an external load and operating on  $\pm 12\text{V}$  supplies, a buffer amplifier must be provided for the reference output.

## ABSOLUTE MAXIMUM RATINGS

$V_{CC}$ to Digital Common	0 to +16.5V
$V_{EE}$ to Digital Common	0 to -16.5V
$V_{LOGIC}$ to Digital Common	0 to +7V
Analog Common to Digital Common	$\pm 1\text{V}$
Control Inputs (CE, $\overline{\text{CS}}$ , $A_0$ , 12/B, R/C)	
to Digital Common	-0.5V to $V_{LOGIC} + 0.5\text{V}$
Analog Inputs (REF IN, BIP OFF, 10V <sub>IN</sub> )	
to Analog Common	$\pm 16.5\text{V}$
20V <sub>IN</sub> to Analog Common	$\pm 24\text{V}$
REF OUT	Indefinite Short to Common, Momentary Short to $V_{CC}$
Chip Temperature: J, K, L Grades	+100 $^\circ\text{C}$
S, T, U Grades	+150 $^\circ\text{C}$
Power Dissipation	1000mW
Lead Temperature, Soldering	+300 $^\circ\text{C}$ , 10sec
Thermal Resistance, $\theta_{JA}$	48 $^\circ\text{C}/\text{W}$


**CAUTION:** These devices are sensitive to electrostatic discharge. Appropriate I.C. handling procedures should be followed.

## CONNECTION DIAGRAM




## MECHANICAL

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.386	1.414	35.20	36.02
C	.108	.166	2.74	4.22
D	.016	.021	0.38	0.53
F	.036	.060	0.89	1.52
G	.100 BASIC		2.54 BASIC	
H	.036	.064	0.91	1.63
J	.008	.012	0.20	0.30
K	.120	.240	3.05	6.10
L	.600 BASIC		15.24 BASIC	
M	-	10 $^\circ$	-	10 $^\circ$
N	.026	.080	0.64	1.52



NOTE: Leads in true position within  $010^\circ$  (.25mm) R at MMC at seating plane.

Pin numbers shown for reference only. Numbers may not be marked on package.



CASE: Ceramic, hermetic  
MATING CONNECTOR: 2803MC  
WEIGHT: 4.8 grams (0.17oz.)

# DISCUSSION OF SPECIFICATIONS

## LINEARITY ERROR

Linearity error is defined as the deviation of actual code transition values from the ideal transition values. Ideal transition values lie on a line drawn through zero (or minus full scale for bipolar operation) and plus full scale. The zero value is located at an analog input value  $1/2\text{LSB}$  before the first code transition ( $000_{\text{H}}$  to  $001_{\text{H}}$ ). The full-scale value is located at an analog value  $3/2\text{LSB}$  beyond the last code transition ( $\text{FFE}_{\text{H}}$  to  $\text{FFF}_{\text{H}}$ ) (see Figure 1).




FIGURE 1. ADC574A Transfer Characteristic Terminology.

Thus, for a converter connected for bipolar operation and with a full-scale range (or span) of  $20\text{V} (\pm 10\text{V})$ , the zero value of  $-10\text{V}$  is  $2.44\text{mV}$  below the first code transition ( $000_{\text{H}}$  to  $001_{\text{H}}$  at  $-9.99756\text{V}$ ) and the plus full-scale value of  $+10\text{V}$  is  $7.32\text{mV}$  above the last code transition ( $\text{FFE}_{\text{H}}$  to  $\text{FFF}_{\text{H}}$  at  $+9.99268$ ) (see Table I).

## NO MISSING CODES (DIFFERENTIAL LINEARITY ERROR)

A specification which guarantees no missing codes requires that every code combination appear in a monotonically-increasing sequence as the analog input is

increased throughout the range. Thus, every input code width (quantum) must have a finite width. If an input quantum has a value of zero (a differential linearity error of  $-1\text{LSB}$ ), a missing code will occur.

ADC57A KH and TH grades are guaranteed to have no missing codes to 12-bit resolution over their respective specification temperature ranges.

## UNIPOLAR OFFSET ERROR

An ADC574A connected for unipolar operation has an analog input range of  $0\text{V}$  to plus full scale. The first output code transition should occur at an analog input value  $1/2\text{LSB}$  above  $0\text{V}$ . Unipolar offset error is defined as the deviation of the actual transition value from the ideal value. The unipolar offset temperature coefficient specifies the change of this transition value versus a change in ambient temperature.

## BIPOLAR OFFSET ERROR

A/D converter specifications have historically defined bipolar offset as the first transition value above the minus full-scale value. The ADC574A specification, however, follows the terminology defined for the 574 converter several years ago. Thus, bipolar offset is located near the midscale value of  $0\text{V}$  (bipolar zero) at the output code transition  $7\text{FF}_{\text{H}}$  to  $800_{\text{H}}$ .

Bipolar offset error for the ADC574A is defined as the deviation of the actual transition value from the ideal transition value located  $1/2\text{LSB}$  below  $0\text{V}$ . The bipolar offset temperature coefficient specifies the maximum change of the code transition value versus a change in ambient temperature.

## FULL SCALE CALIBRATION ERROR

The last output code transition ( $\text{FFE}_{\text{H}}$  to  $\text{FFF}_{\text{H}}$ ) occurs for an analog input value  $3/2\text{LSB}$  below the nominal full-scale value. The full scale calibration error is the deviation of the actual analog value at the last transition point from the ideal value. The full-scale calibration temperature coefficient specifies the maximum change of the code transition value versus a change in ambient temperature.

## POWER SUPPLY SENSITIVITY

Electrical specifications for the ADC574A assume the application of the rated power supply voltages of  $+5\text{V}$  and  $\pm 12\text{V}$  or  $\pm 15\text{V}$ . The major effect of power supply

TABLE I. Input Voltages, Transition Values, and LSB Values.

Binary (BIN) Output	Input Voltage Range and LSB Values				
Analog Input Voltage Range	Defined As:	$\pm 10\text{V}$	$\pm 5\text{V}$	0 to $+10\text{V}$	0 to $+20\text{V}$
One Least Significant Bit (LSB)	FSR $\frac{\text{FSR}}{2^n}$ $n = 8$ $n = 12$	$\frac{20\text{V}}{2^n}$ 78.13mV 4.88mV	$\frac{10\text{V}}{2^n}$ 39.06mV 2.44mV	$\frac{10\text{V}}{2^n}$ 39.06mV 2.44mV	$\frac{20\text{V}}{2^n}$ 78.13mV 4.88mV
Output Transition Values: $\text{FFE}_{\text{H}}$ to $\text{FFF}_{\text{H}}$ $7\text{FF}_{\text{H}}$ to $800_{\text{H}}$ $000_{\text{H}}$ to $001_{\text{H}}$	+ Full-Scale Calibration Mid-Scale Calibration (Bipolar Offset) Zero Calibration (- Full-Scale Calibration)	$+10\text{V} - 3/2\text{LSB}$ $0 - 1/2\text{LSB}$ $-10\text{V} + 1/2\text{LSB}$	$+5\text{V} - 3/2\text{LSB}$ $0 - 1/2\text{LSB}$ $-5\text{V} + 1/2\text{LSB}$	$+10\text{V} - 3/2\text{LSB}$ $+5\text{V} - 1/2\text{LSB}$ $0 + 1/2\text{LSB}$	$+20\text{V} - 3/2\text{LSB}$ $+10\text{V} - 1/2\text{LSB}$ $0 + 1/2\text{LSB}$






FIGURE 3. Bipolar Configuration.

## CALIBRATION

### OPTIONAL EXTERNAL FULL-SCALE AND OFFSET ADJUSTMENTS

Offset and full-scale errors may be trimmed to zero using external offset and full-scale trim potentiometers connected to the ADC574A as shown in Figures 2 and 3 for unipolar and bipolar operation.

### CALIBRATION PROCEDURE—UNIPOLAR RANGES

If adjustment of unipolar offset and full scale is not required, replace  $R_2$  with a 50Ω, 1% metal film resistor and connect pin 12 to pin 9, omitting the adjustment network.

If adjustment is required, connect the converter as shown in Figure 2. Sweep the input through the end-point transition voltage ( $0V + 1/2LSB$ ; +1.22mV for the 10V range, +2.44mV for the 20V range) that causes the output code to be DBO ON (high). Adjust potentiometer  $R_1$  until DBO is alternately toggling ON and OFF with all other bits OFF. Then adjust full scale by applying an input voltage of nominal full-scale value minus 3/2LSB, the value which should cause all bits to be ON. This

value is +9.9963V for the 10V range and +19.9927V for the 20V range. Adjust potentiometer  $R_2$  until bits DB1–DB11 are ON and DBO is toggling ON and OFF.

### CALIBRATION PROCEDURE—BIPOLAR RANGES

If external adjustments of full-scale and bipolar offset are not required, the potentiometers may be replaced by 50Ω, 1% metal film resistors.

If adjustments are required, connect the converter as shown in Figure 3. The calibration procedure is similar to that described above for unipolar operation, except that the offset adjustment is performed with an input voltage which is 1/2LSB above the minus full-scale value (−4.9988V for the ±5V range, −9.9976V for the ±10V range). Adjust  $R_1$  for DBO to toggle ON and OFF with all other bits OFF. To adjust full-scale, apply a DC input signal which is 3/2LSB below the nominal plus full-scale value (+4.9963V for ±5V range, +9.9927V for ±10V range) and adjust  $R_2$  for DBO to toggle ON and OFF with all other bits ON.

## CONTROLLING THE ADC574A

The Burr-Brown ADC574A can be easily interfaced to most microprocessor systems and other digital systems. The microprocessor may take full control of each conversion, or the converter may operate in a stand-alone mode, controlled only by the  $R/\overline{C}$  input. Full control consists of selecting an 8- or 12-bit conversion cycle, initiating the conversion, and reading the output data when ready—choosing either 12 bits all at once, or 8 bits followed by 4 bits in a left-justified format. The five control inputs ( $12/\overline{8}$ ,  $\overline{CS}$ ,  $A_0$ ,  $R/\overline{C}$ , and CE) are all TTL/CMOS-compatible. The functions of the control inputs are described in Table II. The control function truth table is listed in Table III.

### STAND-ALONE OPERATION

For stand-alone operation, control of the converter is accomplished by a single control line connected to  $R/\overline{C}$ . In this mode  $\overline{CS}$  and  $A_0$  are connected to digital common and CE and  $12/\overline{8}$  are connected to  $V_{LOGIC}$  (+5V). The output data are presented as 12-bit words. The

TABLE II. ADC574A Control Line Functions.

Pin Designation	Definition	Function
CE (Pin 6)	Chip Enable (active high)	Must be high ("1") to either initiate a conversion or read output data. 0-1 edge may be used to initiate a conversion.
$\overline{CS}$ (Pin 3)	Chip Select (active low)	Must be low ("0") to either initiate a conversion or read output data. 1-0 edge may be used to initiate a conversion.
$R/\overline{C}$ (Pin 5)	Read/Convert ("1" = read) ("0" = convert)	Must be low ("0") to initiate either 8 or 12-bit conversions. 1-0 edge may be used to initiate a conversion. Must be high ("1") to read output data. 0-1 edge may be used to initiate a read operation.
$A_0$ (Pin 4)	Byte Address Short Cycle	In the start-convert mode, $A_0$ selects 8-bit ( $A_0 = "1"$ ) or 12-bit ( $A_0 = "0"$ ) conversion mode. When reading output data in 2 8-bit bytes, $A_0 = "0"$ accesses 8 MSBs (high byte) and $A_0 = "1"$ accesses 4 LSBs and trailing "0s" (low byte).
$12/\overline{8}$ (Pin 2)	Data Mode Select ("1" = 12 bits) ("0" = 8 bits)	When reading output data, $12/\overline{8} = "1"$ enables all 12 output bits simultaneously. $12/\overline{8} = "0"$ will enable the MSB's or LSB's as determined by the $A_0$ line.

TABLE III. Control Input Truth Table.

CE	CS	R/C	12/8	A <sub>0</sub>	Operation
0	X	X	X	X	None
X	1	X	X	X	None
↑	0	0	X	0	Initiate 12-bit conversion
↑	0	0	X	1	Initiate 8-bit conversion
1	↓	0	X	0	Initiate 12-bit conversion
1	↓	0	X	1	Initiate 8-bit conversion
1	0	↓	X	0	Initiate 12-bit conversion
1	0	↓	X	1	Initiate 8-bit conversion
1	0	1	1	X	Enable 12-bit output
1	0	1	0	0	Enable 8 MSBs only
1	0	1	0	1	Enable 4 LSBs plus 4 trailing zeros

stand-alone mode is used in systems containing dedicated input ports which do not require full bus interface capability.

Conversion is initiated by a high-to-low transition of R/C. The three-state data output buffers are enabled when R/C is high and STATUS is low. Thus, there are two possible modes of operation; conversion can be initiated with either positive or negative pulses. In either case the R/C pulse must remain low for a minimum of 50nsec.

Figure 4 illustrates timing when conversion is initiated by an R/C pulse which goes low and returns to the high state during the conversion. In this case, the three-state outputs go to the high-impedance state in response to the falling edge of R/C and are enabled for external access of the data after completion of the conversion. Figure 5 illustrates the timing when conversion is initiated by a positive R/C pulse. In this mode the output data from the previous conversion is enabled during the positive portion of R/C. A new conversion is started on the falling edge of R/C, and the three-state outputs return to the high-impedance state until the next occurrence of a high R/C pulse. Table IV lists timing specifications for stand-alone operation.




FIGURE 4. R/C Pulse Low — Outputs Enabled After Conversion.




FIGURE 5. R/C Pulse High — Outputs Enabled Only While R/C Is High.

TABLE IV. Stand-Alone Mode Timing.

Symbol	Parameter	Min	Typ	Max	Units
t <sub>HRL</sub>	Low R/C Pulse Width	50			ns
t <sub>DS</sub>	STS Delay from R/C			200	ns
t <sub>HDR</sub>	Data Valid After R/C Low	25			ns
t <sub>HS</sub>	STS Delay After Data Valid	300	500	1000	ns
t <sub>HRLH</sub>	High R/C Pulse Width	150			ns
t <sub>ODR</sub>	Data Access Time			150	ns

FULLY CONTROLLED OPERATION

Conversion Length

Conversion length (8-bit or 12-bit) is determined by the state of the A<sub>0</sub> input, which is latched upon receipt of a conversion start transition (described below). If A<sub>0</sub> is latched high, the conversion continues for 8 bits. The full 12-bit conversion will occur if A<sub>0</sub> is low. If all 12 bits are read following an 8-bit conversion, the 3LSBs (DB0-DB2) will be low (logic 0) and DB3 will be high (logic 1). A<sub>0</sub> is latched because it is also involved in enabling the output buffers. No other control inputs are latched.

CONVERSION START

The converter is commanded to initiate conversion by a transition occurring on any of three logic inputs (CE, CS, and R/C) as shown in Table III. Conversion is initiated by the last of the three to reach the required state and thus all three may be dynamically controlled. If necessary, all three may change states simultaneously, and the nominal delay time is the same regardless of which input actually starts conversion. If it is desired that a particular input establish the actual start of conversion, the other two should be stable a minimum of 50nsec prior to the transition of that input. Timing relationships for start of conversion timing are illustrated in Figure 6. The specifications for timing are contained in Table V.




FIGURE 6. Conversion Cycle Timing.



TABLE V. Timing Specifications.

Symbol	Parameter	Min	Typ	Max	Units
<b>Convert Mode</b>					
$t_{DSC}$	STS delay from CE		100	200	ns
$t_{HEC}$	CE Pulse width	50	30		ns
$t_{SSC}$	CS to CE setup	50	20		ns
$t_{HSC}$	CS low during CE high	50	20		ns
$t_{SRC}$	R/C to CE setup	50	0		ns
$t_{HRC}$	R/C low during CE high	50	20		ns
$t_{SAC}$	A <sub>0</sub> to CE setup	0	0		ns
$t_{HAC}$	A <sub>0</sub> valid during CE high	50	20		ns
$t_c$	Conversion time, 12 bit cycle	15	20	25	$\mu$ s
	8 bit cycle	10	13	17	$\mu$ s
<b>Read Mode</b>					
$t_{DD}$	Access time from CE		75	150	ns
$t_{HD}$	Data valid after CE low	25	35		ns
$t_{HL}$	Output float delay		100	150	ns
$t_{SSR}$	CS to CE setup	50	0		ns
$t_{SRR}$	R/C to CE setup	0	0		ns
$t_{SAR}$	A <sub>0</sub> to CE setup	50	25		ns
$t_{HSR}$	CS valid after CE low	0	0		ns
$t_{HRR}$	R/C high after CE low	0	0		ns
$t_{HAR}$	A <sub>0</sub> valid after CE low	50	25		ns
$t_{HS}$	STS delay after data valid	300	500	1000	ns

NOTE: Specifications are at +25°C and measured at 50% level of transitions.

The STATUS output indicates the current state of the converter by being in a high state only during conversion. During this time the three state output buffers remain in a high-impedance state, and therefore data cannot be read during conversion. During this period additional transitions of the three digital inputs which control conversion will be ignored, so that conversion cannot be prematurely terminated or restarted. However, if A<sub>0</sub> changes state after the beginning of conversion, any additional start conversion transition will latch the new state of A<sub>0</sub>, possibly resulting in an incorrect conversion length (8 bits vs 12 bits) for that conversion.

**READING OUTPUT DATA**

After conversion is initiated, the output data buffers remain in a high-impedance state until the following four logic conditions are simultaneously met: R/C high, STATUS low, CE high, and CS low. Upon satisfaction of these conditions the data lines are enabled according to the state of inputs 12/8 and A<sub>0</sub>. See Figure 7 and Table V for timing relationships and specifications.

In most applications the 12/8 input will be hard-wired in either the high or low condition, although it is fully TTL- and CMOS-compatible and may be actively driven if desired. When 12/8 is high, all 12 output lines (DB0-DB11) are enabled simultaneously for full data word transfer to a 12-bit or 16-bit bus. In this situation the A<sub>0</sub> state is ignored.

When 12/8 is low, the data is presented in the form of two 8-bit bytes, with selection of the byte of interest




FIGURE 7. Read Cycle Timing.

accomplished by the state of A<sub>0</sub> during the read cycle. Connection of the ADC574A to an 8-bit bus for transfer of left-justified data is illustrated in Figure 8. The A<sub>0</sub> input is usually driven by the least significant bit of the address bus, allowing storage of the output data word in two consecutive memory locations.

When A<sub>0</sub> is low, the byte addressed contains the 8MSBs. When A<sub>0</sub> is high, the byte addressed contains the 4LSBs from the conversion followed by four logic zeros which have been forced by the control logic. The left-justified

	Word 1								Word 2							
Processor	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Converter	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	0	0	0	0

FIGURE 8. 12-Bit Data Format for 8-Bit Systems.

formats of the two 8-bit bytes are shown in Figure 8. The design of the ADC574A guarantees that the  $A_{in}$  input may be toggled at any time with no damage to the converter; the outputs which are tied together as illustrated in Figure 9 cannot be enabled at the same time.

In the majority of applications the read operation will be attempted only after the conversion is complete and the STATUS output has gone low. In those situations requiring the earliest possible access to the data, the read may be started as much as  $1.15\mu\text{sec}$  ( $t_{DD\text{ max}} + t_{HS\text{ max}}$ ) before STATUS goes low. Refer to Figure 7 for these timing relationships.

## ORDERING INFORMATION

Model	Temperature Range	Linearity Error, max ( $T_{\text{MIN}}$ to $T_{\text{MAX}}$ )	Resolution, No Missing Codes ( $T_{\text{MIN}}$ to $T_{\text{MAX}}$ )	Full-Scale TC, max (ppm/ $^{\circ}\text{C}$ )
ADC574AJH	0 $^{\circ}\text{C}$ to +75 $^{\circ}\text{C}$	$\pm 1\text{LSB}$	11 Bits	$\pm 45$
ADC574AKH	0 $^{\circ}\text{C}$ to +75 $^{\circ}\text{C}$	$\pm 1/2\text{LSB}$	12 Bits	$\pm 25$
ADC574ASH	-55 $^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$	$\pm 1\text{LSB}$	11 Bits	$\pm 50$
ADC574ATH	-55 $^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$	$\pm 1\text{LSB}$	12 Bits	$\pm 25$




FIGURE 9. Connection to an 8-bit Bus.



# ADC600

ADVANCE INFORMATION  
Subject to Change

## 12-BIT ULTRA-HIGH SPEED A/D CONVERTER

### FEATURES

- 12 BITS AT 10MHz WORD RATE
- SELF-CONTAINED SAMPLE/HOLD:  
±25ps Aperture Uncertainty
- SIGNAL-TO-NOISE RATIO: 70dB
- INPUT BANDWIDTH: 50MHz
- POWER DISSIPATION: <10W
- CONVENIENT PC-BOARD-MOUNTED MODULE:  
3.75" × 4.5"

### DESCRIPTION

The Burr-Brown model ADC600 is an ultra-high speed 12-bit resolution A/D converter capable of digitizing signals at rates up through 10 million samples-per-second. Burr-Brown's unique mix of monolithic and hybrid technologies permits this breakthrough in speed, size, power dissipation, and ease of use.

The conversion technique is two-step subranging with digital error correction. Within the A/D are all the required circuits: sample/hold amplifier, encoders, reference D/A converter, and timing circuits. The ADC600 requires only an external CONVERT command pulse and external power supplies for operation. No external parts are required.

The ADC600 is constructed on a four-layer printed circuit card which is intended for mounting on a system PC board. It occupies only 17 square inches.

The ADC600 is the best performing converter available for digital oscilloscope, radar, spectrum analyzer, high resolution video, and telecommunications applications.

Figure 1 is the timing diagram. The ADC600 uses a two-step subranging with digital error correction conversion technique. Therefore valid digital data output is delayed more than a full CONVERT command cycle from the sampling time for that data. On the first conversion after power-up, there is no valid data for 136ns.




FIGURE 1. ADC600 Timing Diagram.

# SPECIFICATIONS (Preliminary)

## ELECTRICAL

At +25°C and rated power supplies, 10MHz sampling rate and after 15 minutes warmup, unless otherwise noted.


PARAMETER	ADC600K			UNITS
	MIN	TYP	MAX	
<b>RESOLUTION</b>			12	Bits
<b>INPUTS</b>				
<b>ANALOG</b>		±1.25		V
Voltage Range		1.5		MΩ
Impedance		5		pF
Capacitance				
<b>DIGITAL</b>		Negative Pulse 10ns (min) Wide (1 to 0) Initiates Conversion ECL 10K-Compatible		
Convert Command				
Logic Loading				
<b>LOW FREQUENCY TRANSFER CHARACTERISTICS (f<sub>IN</sub> = 200Hz)</b>				
<b>ACCURACY</b>				
Gain Error		±0.1	±0.5	%
Offset Error		±0.1	±0.5	% of FSR <sup>(1)</sup>
Linearity Error			1.25	LSB
Differential Linearity Error <sup>(2)</sup>				
68.3% of all codes will not exceed			0.25	±LSB
99.7% of all codes will not exceed			1.00	±LSB
No codes will exceed			+1.25, -1	±LSB
No Missing Codes		Guaranteed		
<b>SAMPLING RATE</b>	10.0			MHz
<b>CONVERSION TIME<sup>(3)</sup></b> (time from start convert to status)		130	150	ns
<b>DYNAMIC TRANSFER CHARACTERISTICS</b>				
Differential Linearity Error (f <sub>IN</sub> = 4.9MHz):				
68.3% of all codes will not exceed			0.50	±LSB
99.7% of all codes will not exceed			1.50	±LSB
No codes will exceed			2.00	±LSB
Harmonic Distortion:				
f <sub>IN</sub> = DC to 1MHz	70			dB below FSR
f <sub>IN</sub> = 1MHz to 5MHz	65			dB below FSR
Two-tone Linearity at f <sub>IN</sub> = 60kHz, 62kHz	70			dB below FSR
= 2.498MHz, 2.500MHz	65			dB below FSR
= 4.996MHz, 4.998MHz	60			dB below FSR
Signal-to-Noise Ratio <sup>(4)</sup>	70			dB
Aperture Time	6			ns
Aperture Uncertainty			±25	ps
Input Bandwidth (at 40dB below FS)	50			MHz
<b>DRIFT (f<sub>IN</sub> = 200Hz)</b>				
Gain		±30		ppm/°C
Offset		±50		μV/°C
Linearity Error 0°C to +70°C			1.5	±LSB
Differential Linearity Error 0°C to +70°C:				
63% of all codes will not exceed			0.50	±LSB
98% of all codes will not exceed			1.25	±LSB
No codes will exceed			1.5	±LSB
Sampling Rate, 0°C to +70°C	10			MHz
<b>DIGITAL OUTPUT</b>				
Parallel, Output Coding	Offset Binary; Binary Two's Complement			
Output Drive (data, data valid)	6			ECL Loads
End of Conversion Delay (time from output data to data valid)	5	35		ns
Rise and Fall Time (20% to 80%)		5		ns
Data Valid Pulse Width	5	8		ns
<b>POWER SUPPLY REQUIREMENTS</b>				
Rated Voltage: +V <sub>CC</sub> (+15V)	+14.25	+15	+15.75	V
-V <sub>CC</sub> (-15V)	-14.25	-15	-15.75	V
V <sub>DD1</sub> (+5V)	+4.75	+5	+5.25	V
V <sub>DD2</sub> (-5.2V)	-4.95	-5.2	-5.46	V
Supply Drain: +V <sub>CC</sub> (+15V)		75		mA
-V <sub>CC</sub> (-15V)		45		mA
V <sub>DD1</sub> (+5V)		400		mA
V <sub>DD2</sub> (-5.2V)		900		mA
Power Consumption		8.5		W

## ELECTRICAL (cont.)

PARAMETER	ADC600K			UNITS
	MIN	TYP	MAX	
<b>TEMPERATURE RANGE (Ambient)</b>				
Specification	0		+70	°C
Storage	-25		+85	°C

NOTES: (1) FSR means Full-Scale Range, 2.5V for ADC600. (2) Differential Linearity Error is a statistical measurement taken over thousands of samples and evaluated by histogram techniques. (3) Converter uses two-step techniques. S/H acquisition time overlaps the conversion time except on the first conversion. (4) rms signal-to-noise ratio with 500kHz analog input.

## MECHANICAL



## PIN ASSIGNMENTS

1 Common	21 Common
2 -V <sub>cc</sub> (-15V)	22 Data Valid
3 V <sub>DD2</sub> (-5.2V)	23 Bit 12 (LSB)
4 V <sub>DD1</sub> (+5V)	24 Bit 11
5 +V <sub>cc</sub> (+15V)	25 Bit 10
6 Common	26 Bit 9
7 V <sub>DD2</sub> (-5.2V)	27 Bit 8
8 V <sub>DD1</sub> (+5V)	28 Bit 7
9 Common	29 Bit 6
10 V <sub>DD2</sub> (-5.2V)	30 Bit 5
11 Common	31 Bit 4
12 Common	32 Bit 3
13 +V <sub>cc</sub> (+15V)	33 Bit 2
14 -V <sub>cc</sub> (-15V)	34 Bit 1 (MSB)
15 V <sub>DD2</sub> (-5.2V)	35 Bit 1 (MSB)
16 V <sub>DD1</sub> (+5V)	36 V <sub>DD2</sub> (-5.2V)
17 Common	37 Common
18 V <sub>DD2</sub> (-5.2V)	38 Convert Command
19 V <sub>DD1</sub> (+5V)	39 Analog Input
20 V <sub>DD2</sub> (-5.2V)	40 Analog Input Return

**THIS PAGE INTENTIONALLY LEFT BLANK**



# ADC674A

## Microprocessor-Compatible ANALOG-TO-DIGITAL CONVERTER

### FEATURES

- COMPLETE 12-BIT A/D CONVERTER WITH REFERENCE, CLOCK, AND 8-, 12-, OR 16-BIT MICROPROCESSOR BUS INTERFACE
- IMPROVED PERFORMANCE SECOND SOURCE FOR 574A-TYPE A/D CONVERTERS
  - 15 $\mu$ s Maximum Conversion Time
  - 150ns Bus Access Time
  - A<sub>0</sub> Input: Bus Contention During Read Operation Eliminated
- FULLY SPECIFIED FOR OPERATION ON  $\pm 12$ V OR  $\pm 15$ V SUPPLIES
- NO MISSING CODES OVER TEMPERATURE
  - 0 $^{\circ}$ C to +75 $^{\circ}$ C: ADC674AJH, KH Grades
  - 55 $^{\circ}$ C to +125 $^{\circ}$ C: ADC674ASH, TH Grades

### DESCRIPTION

The ADC674A is a 12-bit successive approximation analog-to-digital converter, utilizing state-of-the-art CMOS and laser-trimmed bipolar die custom-designed for freedom from latch-up and for optimum AC performance. It is complete with a self-


contained +10V reference, internal clock, digital interface for microprocessor control, and three-state outputs.

The reference circuit, containing a buried zener, is laser-trimmed for minimum temperature coefficient. The clock oscillator is current-controlled for excellent stability over temperature. Full-scale and offset errors may be externally-trimmed to zero. Internal scaling resistors are provided for the selection of analog input signal ranges of 0V to +10V, 0V to +20V,  $\pm 5$ V, and  $\pm 10$ V.

The converter may be externally programmed to provide 8- or 12-bit resolution. The conversion time for 12 bits is factory set for 15 $\mu$ sec maximum.

Output data are available in a parallel format from TTL-compatible three-state output buffers. Output data are coded in straight binary for unipolar input signals and bipolar offset binary for bipolar input signals.

The ADC674A, available in both industrial and military temperature ranges, requires supply voltages of +5V and  $\pm 12$ V or  $\pm 15$ V. It is packaged in a hermetic 28-pin side-brazed ceramic DIP.



# SPECIFICATIONS

## ELECTRICAL

T<sub>A</sub> = +25°C, V<sub>CC</sub> = +12V or +15V, V<sub>EE</sub> = -12V or -15V, V<sub>Logic</sub> = +5V unless otherwise specified.

MODEL	ADC674AJH, ADC674ASH			ADC674AKH, ADC674ATH			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>RESOLUTION</b>			12				Bits
<b>INPUT</b>							
<b>ANALOG</b>							
Voltage Ranges: Unipolar		0 to +10, 0 to +20			*		V
Bipolar		±5, ±10			*		V
Impedance: 0 to +10V, ±5V	3.7	5	6.3	*	*	*	kΩ
±10V, 0V to +20V	7.5	10	12.5	*	*	*	kΩ
<b>DIGITAL</b> (CE, CS, R/C, A <sub>0</sub> , 12/8)							
Over Temperature Range							
Voltages: Logic 1	+2.4 <sup>(1)</sup>		+5.5	*	*	*	V
Logic 0	-0.5		+0.8	*	*	*	V
Current, 0.0V ≤ V <sub>IN</sub> ≤ 5.0V	-5	0.1	+5	*	*	*	μA
Capacitance		5			*	*	pF
<b>TRANSFER CHARACTERISTICS</b>							
<b>ACCURACY</b>							
At +25°C							
Linearity Error			±1			±1/2	LSB
Unipolar Offset Error (adjustable to zero)			±2			*	LSB
Bipolar Offset Error (adjustable to zero)			±10			±4	LSB
Full-Scale Calibration Error <sup>(2)</sup> (adjustable to zero)			±0.3			*	% of FS <sup>(3)</sup>
No Missing Codes Resolution	11			12			Bits
Inherent Quantization Error		±1/2			*		LSB
T <sub>MIN</sub> to T <sub>MAX</sub>							
Linearity Error: J, K Grades			±1			±1/2	LSB
S, T Grades			±1			*	LSB
Full-Scale Calibration Error							
Without Initial adjustment <sup>(2)</sup> : J, K Grades			±0.5			±0.4	% of FS
S, T Grades			±0.8			±0.6	% of FS
Adjusted to zero at +25°C: J, K Grades			±0.22			±0.12	% of FS
S, T Grades			±0.5			±0.25	% of FS
No Missing Codes Resolution	11			12			Bits
<b>POWER SUPPLY SENSITIVITY</b>							
Change in Full-Scale Calibration							
+13.5V < V <sub>CC</sub> < +16.5V or +11.4V < V <sub>CC</sub> < +12.6V			±2			±1	LSB
-16.5V < V <sub>EE</sub> < -13.5V or -12.6V < V <sub>EE</sub> < -11.4V			±2			±1	LSB
+4.5V < V <sub>Logic</sub> < +5.5V			±1/2			*	LSB
<b>CONVERSION TIME<sup>(4)</sup></b>							
8-Bit Cycle	6	8	10	*	*	*	μs
12-Bit Cycle	9	12	15	*	*	*	μs
<b>DRIFT</b>							
Unipolar Offset: J, K Grades			±10			±5	ppm/°C
S, T Grades			±5			±2.5	ppm/°C
Change over Temperature Range, All Grades			±2			±1	LSB
Bipolar Offset, All Grades			±10			±5	ppm/°C
Change over Temperature Range: J, K Grades			±2			±1	LSB
S, T Grades			±4			±2	LSB
Full-Scale Calibration: J, K Grades			±45			±25	ppm/°C
S, T Grades			±50			±25	ppm/°C
Change over Temperature Range: J, K Grades			±9			±5	LSB
S, T Grades			±20			±10	LSB
<b>OUTPUT</b>							
<b>DIGITAL</b> (DB <sub>11</sub> - DB <sub>0</sub> STATUS)							
Over Temperature Range							
Output Codes: Unipolar				Unipolar Straight Binary (USB)			
Bipolar				Bipolar Offset Binary (BOB)			
Logic Levels: Logic 0 (I <sub>OL</sub> = 1.6mA)			+0.4	*	*	*	V
Logic 1 (I <sub>OSOURCE</sub> = 500μA)	+2.4			*	*	*	V
Leakage, Data Bits Only, High-Z State	-5	0.1	+5	*	*	*	μA
Capacitance		5			*	*	pF
<b>INTERNAL REFERENCE VOLTAGE</b>							
Voltage	+9.9	+10.0	+10.1	*	*	*	V
Source Current Available for External Loads <sup>(5)</sup>	2.0			*	*	*	mA



## ELECTRICAL (CONT)

T<sub>A</sub> = +25°C, V<sub>CC</sub> = +12V or +15V, V<sub>EE</sub> = -12V or -15V, V<sub>Logic</sub> = +5V unless otherwise specified.

MODEL	ADC674AJH, ADC674ASH			ADC674AKH, ADC674ATH			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>POWER SUPPLY REQUIREMENTS</b>							
Voltage: V <sub>CC</sub>	+11.4		+16.5	•		•	V
V <sub>EE</sub>	-11.4		-16.5	•		•	V
V <sub>Logic</sub>	+4.5		+5.5	•		•	V
Current: I <sub>CC</sub>		11	15	•		•	mA
I <sub>EE</sub>		21	28	•		•	mA
I <sub>Logic</sub>		7	15	•		•	mA
Power Dissipation (±15V Supplies)		515	720	•		•	mW
<b>TEMPERATURE RANGE (Ambient)</b>							
Specification: J, K Grades	0		+75	•		•	°C
S, T Grades	-55		+125	•		•	°C
Storage	-65		+150	•		•	°C

\*Same specification as grade to the immediate left.


NOTES: (1) Although this guaranteed threshold is higher than the standard TTL guaranteed level (+2.0V), bus loading is much less. Typical input current is only 0.25% of a standard TTL load. (2) With fixed 50Ω resistor from REF OUT to REF IN. This parameter is also adjustable to zero at +25°C (see "Optional External Full Scale and Offset Adjustments" section). (3) FS in this specification table means Full-Scale Range. That is, for a ±10V input range, FS means 20V; for a 0 to +10V range, FS means 10V. Use of the term Full Scale for these specifications instead of Full-Scale Range is consistent with other vendors' 574 and 574A type specification tables. (4) See "Controlling the ADC674A" section for detailed information concerning digital timing. (5) External loading must be constant during conversion. When supplying an external load and operating on ±12V supplies, a buffer amplifier must be provided for the reference output.

## ABSOLUTE MAXIMUM RATINGS

V <sub>CC</sub> to Digital Common	0 to +16.5V
V <sub>EE</sub> to Digital Common	0 to -16.5V
V <sub>Logic</sub> to Digital Common	0 to +7V
Analog Common to Digital Common	±1V
Control Inputs (CE, CS, A <sub>n</sub> , 12/8, R/C) to Digital Common	-0.5V to V <sub>Logic</sub> +0.5V
Analog Inputs (REF IN, BIP OFF, 10V <sub>IN</sub> ) to Analog Common	±16.5V
20V <sub>IN</sub> to Analog Common	±24V
REF OUT	Indefinite Short to Common, Momentary Short to V <sub>CC</sub>
Chip Temperature: J, K Grades	+100°C
S, T Grades	+150°C
Power Dissipation	1000mW
Lead Temperature, Soldering	+300°C, 10s
Thermal Resistance, θ <sub>JA</sub>	48°C/W


**CAUTION:** These devices are sensitive to electrostatic discharge. Appropriate I.C. handling procedures should be followed.

## CONNECTION DIAGRAM



## MECHANICAL

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.366	1.414	35.20	36.02
C	.108	.166	2.74	4.22
D	.016	.021	0.38	0.53
F	.035	.060	0.89	1.52
G	.100 BASIC		2.54 BASIC	
H	.036	.064	0.91	1.63
J	.008	.012	0.20	0.30
K	.120	.240	3.05	6.10
L	.600 BASIC		15.24 BASIC	
M	-	10°	-	10°
N	.026	.060	0.64	1.52



CASE: Ceramic, hermetic  
MATING CONNECTOR: 2803MC  
WEIGHT: 4.8 grams (0.17oz.)

# DISCUSSION OF SPECIFICATIONS

## LINEARITY ERROR

Linearity error is defined as the deviation of actual code transition values from the ideal transition values. Ideal transition values lie on a line drawn through zero (or minus full scale for bipolar operation) and plus full scale. The zero value is located at an analog input value  $1/2\text{LSB}$  before the first code transition ( $000_{\text{H}}$  to  $001_{\text{H}}$ ). The full-scale value is located at an analog value  $3/2\text{LSB}$  beyond the last code transition ( $\text{FFE}_{\text{H}}$  to  $\text{FFF}_{\text{H}}$ ) (see Figure 1).




FIGURE 1. ADC674A Transfer Characteristic Terminology.

Thus, for a converter connected for bipolar operation and with a full-scale range (or span) of  $20\text{V}$  ( $\pm 10\text{V}$ ), the zero value of  $-10\text{V}$  is  $2.44\text{mV}$  below the first code transition ( $000_{\text{H}}$  to  $001_{\text{H}}$  at  $-9.99756\text{V}$ ) and the plus full-scale value of  $+10\text{V}$  is  $7.32\text{mV}$  above the last code transition ( $\text{FFE}_{\text{H}}$  to  $\text{FFF}_{\text{H}}$  at  $+9.99268$ ) (see Table I).

## NO MISSING CODES (DIFFERENTIAL LINEARITY ERROR)

A specification which guarantees no missing codes requires that every code combination appear in a monotonically-increasing sequence as the analog input is

increased throughout the range. Thus, every input code width (quantum) must have a finite width. If an input quantum has a value of zero (a differential linearity error of  $-1\text{LSB}$ ), a missing code will occur.

ADC674A KH and TH grades are guaranteed to have no missing codes to 12-bit resolution over their respective specification temperature ranges.

## UNIPOLAR OFFSET ERROR

An ADC674A connected for unipolar operation has an analog input range of  $0\text{V}$  to plus full scale. The first output code transition should occur at an analog input value  $1/2\text{LSB}$  above  $0\text{V}$ . Unipolar offset error is defined as the deviation of the actual transition value from the ideal value. The unipolar offset temperature coefficient specifies the change of this transition value versus a change in ambient temperature.

## BIPOlar OFFSET ERROR

A/D converter specifications have historically defined bipolar offset as the first transition value above the minus full-scale value. The ADC674A specification, however, follows the terminology defined for the 574 converter several years ago. Thus, bipolar offset is located near the midscale value of  $0\text{V}$  (bipolar zero) at the output code transition  $7\text{FF}_{\text{H}}$  to  $800_{\text{H}}$ .

Bipolar offset error for the ADC674A is defined as the deviation of the actual transition value from the ideal transition value located  $1/2\text{LSB}$  below  $0\text{V}$ . The bipolar offset temperature coefficient specifies the maximum change of the code transition value versus a change in ambient temperature.

## FULL SCALE CALIBRATION ERROR

The last output code transition ( $\text{FFE}_{\text{H}}$  to  $\text{FFF}_{\text{H}}$ ) occurs for an analog input value  $3/2\text{LSB}$  below the nominal full-scale value. The full scale calibration error is the deviation of the actual analog value at the last transition point from the ideal value. The full-scale calibration temperature coefficient specifies the maximum change of the code transition value versus a change in ambient temperature.

## POWER SUPPLY SENSITIVITY

Electrical specifications for the ADC674A assume the application of the rated power supply voltages of  $+5\text{V}$  and  $\pm 12\text{V}$  or  $\pm 15\text{V}$ . The major effect of power supply

TABLE I. Input Voltages, Transition Values, and LSB Values.

Binary (BIN) Output	Input Voltage Range and LSB Values				
	Defined As:	$\pm 10\text{V}$	$\pm 5\text{V}$	$0\text{ to }+10\text{V}$	$0\text{ to }+20\text{V}$
One Least Significant Bit (LSB)	$\frac{\text{FSR}}{2^n}$ $n = 8$ $n = 12$	$\frac{20\text{V}}{2^n}$ 78.13mV 4.88mV	$\frac{10\text{V}}{2^n}$ 39.06mV 2.44mV	$\frac{10\text{V}}{2^n}$ 39.06mV 2.44mV	$\frac{20\text{V}}{2^n}$ 78.13mV 4.88mV
Output Transition Values $\text{FFE}_{\text{H}}$ to $\text{FFF}_{\text{H}}$ $7\text{FF}_{\text{H}}$ to $800_{\text{H}}$ $000_{\text{H}}$ to $001_{\text{H}}$	+ Full-Scale Calibration Midscale Calibration (Bipolar Offset) Zero Calibration (- Full-Scale Calibration)	$+10\text{V} - 3/2\text{LSB}$ $0 - 1/2\text{LSB}$ $-10\text{V} + 1/2\text{LSB}$	$+5\text{V} - 3/2\text{LSB}$ $0 - 1/2\text{LSB}$ $-5\text{V} + 1/2\text{LSB}$	$+10\text{V} - 3/2\text{LSB}$ $+5\text{V} - 1/2\text{LSB}$ $0 + 1/2\text{LSB}$	$+20\text{V} - 3/2\text{LSB}$ $\pm 10\text{V} - 1/2\text{LSB}$ $0 + 1/2\text{LSB}$

voltage deviations from the rated values will be a small change in the full-scale calibration value. This change, of course, results in a proportional change in all code transition values (i.e. a gain error). The specification describes the maximum change in the full-scale calibration value from the initial value for a change in each power supply voltage.

### TEMPERATURE COEFFICIENTS

The temperature coefficients for full-scale calibration, unipolar offset and bipolar offset specify the maximum change from the +25°C value to the value at  $T_{MIN}$  or  $T_{MAX}$ .

### QUANTIZATION UNCERTAINTY

Analog-to-digital converters have an inherent quantization error of  $\pm 1/2LSB$ . This error is a fundamental property of the quantization process and cannot be eliminated.

### CODE WIDTH (QUANTUM)

Code width, or quantum, is defined as the range of analog input values for which a given output code will occur. The ideal code width is  $1LSB$ .

## INSTALLATION

### LAYOUT PRECAUTIONS

Analog (pin 9) and digital (pin 15) commons are not connected together internally in the ADC674A, but should be connected together as close to the unit as possible and to an analog common ground plane beneath the converter on the component side of the board. In addition, a wide conductor pattern should run directly from pin 9 to the analog supply common, and a separate wide conductor pattern from pin 15 to the digital supply common.

If the single-point system common cannot be established directly at the converter, pin 9 and pin 15 should still be connected together at the converter; a single wide conductor pattern then connects these two pins to the system common. This single common path will typically carry about 3mA of current out of the converter. Code-dependent currents do not flow in analog (pin 9) or digital (pin 15) commons. DC currents that flow are typically 6mA in pin 9 and -3mA in pin 15.

Coupling between analog input and digital lines should be minimized by careful layout. For instance, if the lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common.

If external full scale and offset potentiometers are used, the potentiometers and associated resistors should be located as close to the ADC674A as possible. If no trim adjustments are used, the fixed resistors should likewise be as close as possible.

### POWER SUPPLY DECOUPLING

The power supplies should be bypassed with  $10\mu F$  tantalum

bypass capacitors located close to the converter to obtain noise-free operation. Noise on the power supply lines can degrade the converter's performance. Noise and spikes from a switching power supply are especially troublesome.

### ANALOG SIGNAL SOURCE IMPEDANCE

The signal source supplying the analog input signal to the ADC674A will be driving into a nominal DC input impedance of either  $5k\Omega$  or  $10k\Omega$ . However, the output impedance of the driving source should be very low, such as the output impedance provided by a wideband, fast-settling operational amplifier. Transients in A/D input current are caused by the changes in output current of the internal D/A converter as it tests the various bits. The output voltage of the driving source must remain constant while furnishing these fast current changes. If the application requires a sample/hold, select a sample/hold with sufficient bandwidth to preserve the accuracy or use a separate wideband buffer amplifier to lower the output impedance.

### RANGE CONNECTIONS

The ADC674A offers four standard input ranges: 0V to +10V, 0V to +20V,  $\pm 5V$ , and  $\pm 10V$ . If a 10V input range is required, the analog input signal should be connected to pin 13 of the converter. A signal requiring a 20V range is connected to pin 14. In either case the other pin of the two is left unconnected. Full-scale and offset adjustments are described below.

To operate the converter with a 10.24V (2.5mV LSB) or 20.48V (5mV LSB) input range, insert a  $200\Omega$  potentiometer in series with pin 13 for the 10.24V range, or a  $500\Omega$  potentiometer in series with pin 14 for the 20.48V range. Use a fixed  $50\Omega$ , 1% resistor for  $R_2$  (Figures 2 and 3). Offset adjustment is still performed as described below. Full-scale adjustment is performed as described below but with adjustment performed using the input potentiometer instead of  $R_2$ .




FIGURE 2. Unipolar Configuration.




FIGURE 3. Bipolar Configuration.

## CALIBRATION

### OPTIONAL EXTERNAL FULL-SCALE AND OFFSET ADJUSTMENTS

Offset and full-scale errors may be trimmed to zero using external offset and full-scale trim potentiometers connected to the ADC674A as shown in Figures 2 and 3 for unipolar and bipolar operation.

### CALIBRATION PROCEDURE—UNIPOLAR RANGES

If adjustment of unipolar offset and full scale is not required, replace  $R_2$  with a  $50\Omega$ , 1% metal film resistor and connect pin 12 to pin 9, omitting the adjustment network.

If adjustment is required, connect the converter as shown in Figure 2. Sweep the input through the endpoint transition voltage ( $0V + 1/2LSB$ ;  $+1.22mV$  for the 10V range,  $+2.44mV$  for the 20V range) that causes the output code to be  $DB_0$  ON (high). Adjust potentiometer  $R_1$  until  $DB_0$  is alternately toggling ON and OFF with all other bits OFF. Then adjust full scale by applying an input voltage of nominal full-scale value minus  $3/2LSB$ , the value which should cause all bits to be ON. This

value is  $+9.9963V$  for the 10V range and  $+19.9927V$  for the 20V range. Adjust potentiometer  $R_2$  until bits  $DB_{11}$  are ON and  $DB_0$  is toggling ON and OFF.

### CALIBRATION PROCEDURE—BIPOLAR RANGES

If external adjustments of full-scale and bipolar offset are not required, the potentiometers may be replaced by  $50\Omega$ , 1% metal film resistors.

If adjustments are required, connect the converter as shown in Figure 3. The calibration procedure is similar to that described above for unipolar operation, except that the offset adjustment is performed with an input voltage which is  $1/2LSB$  above the minus full-scale value ( $-4.9988V$  for the  $\pm 5V$  range,  $-9.9976V$  for the  $\pm 10V$  range). Adjust  $R_1$  for  $DB_0$  to toggle ON and OFF with all other bits OFF. To adjust full-scale, apply a DC input signal which is  $3/2LSB$  below the nominal plus full-scale value ( $+4.9963V$  for  $\pm 5V$  range,  $+9.9927V$  for  $\pm 10V$  range) and adjust  $R_2$  for  $DB_0$  to toggle ON and OFF with all other bits ON.

## CONTROLLING THE ADC674A

The Burr-Brown ADC674A can be easily interfaced to most microprocessor systems and other digital systems. The microprocessor may take full control of each conversion, or the converter may operate in a stand-alone mode, controlled only by the  $R/\bar{C}$  input. Full control consists of selecting an 8- or 12-bit conversion cycle, initiating the conversion, and reading the output data when ready—choosing either 12 bits all at once, or 8 bits followed by 4 bits in a left-justified format. The five control inputs ( $12/\bar{8}$ ,  $\bar{CS}$ ,  $A_0$ ,  $R/\bar{C}$ , and  $CE$ ) are all TTL/CMOS-compatible. The functions of the control inputs are described in Table II. The control function truth table is listed in Table III.

### STAND-ALONE OPERATION

For stand-alone operation, control of the converter is accomplished by a single control line connected to  $R/\bar{C}$ . In this mode  $\bar{CS}$  and  $A_0$  are connected to digital common and  $CE$  and  $12/\bar{8}$  are connected to  $V_{LOGIC}$  (+5V). The output data are presented as 12-bit words. The

TABLE II. ADC674A Control Line Functions.

Pin Designation	Definition	Function
CE (Pin 6)	Chip Enable (active high)	Must be high ("1") to either initiate a conversion or read output data. 0-1 edge may be used to initiate a conversion.
$\bar{CS}$ (Pin 3)	Chip Select (active low)	Must be low ("0") to either initiate a conversion or read output data. 1-0 edge may be used to initiate a conversion.
$R/\bar{C}$ (Pin 5)	Read/Convert ("1" = read) ("0" = convert)	Must be low ("0") to initiate either 8 or 12-bit conversions. 1-0 edge may be used to initiate a conversion. Must be high ("1") to read output data. 0-1 edge may be used to initiate a read operation.
$A_0$ (Pin 4)	Byte Address Short Cycle	In the start-convert mode, $A_0$ selects 8-bit ( $A_0 = "1"$ ) or 12-bit ( $A_0 = "0"$ ) conversion mode. When reading output data in 2 8-bit bytes, $A_0 = "0"$ accesses 8 MSBs (high byte) and $A_0 = "1"$ accesses 4 LSBs and trailing "0s" (low byte).
$12/\bar{8}$ (Pin 2)	Data Mode Select ("1" = 12 bits) ("0" = 8 bits)	When reading output data, $12/\bar{8} = "1"$ enables all 12 output bits simultaneously. $12/\bar{8} = "0"$ will enable the MSB's or LSB's as determined by the $A_0$ line.

TABLE III. Control Input Truth Table.

CE	CS	R/C	12/8	A <sub>0</sub>	Operation
0	X	X	X	X	None
X	1	X	X	X	None
↑	0	0	X	0	Initiate 12-bit conversion
↑	0	0	X	1	Initiate 8-bit conversion
1	↓	0	X	0	Initiate 12-bit conversion
1	↓	0	X	1	Initiate 8-bit conversion
1	0	↓	X	0	Initiate 12-bit conversion
1	0	↓	X	1	Initiate 8-bit conversion
1	0	1	1	X	Enable 12-bit output
1	0	1	0	0	Enable 8 MSBs only
1	0	1	0	1	Enable 4 LSBs plus 4 trailing zeros

stand-alone mode is used in systems containing dedicated input ports which do not require full bus interface capability.

Conversion is initiated by a high-to-low transition of R/C. The three-state data output buffers are enabled when R/C is high and STATUS is low. Thus, there are two possible modes of operation; conversion can be initiated with either positive or negative pulses. In either case the R/C pulse must remain low for a minimum of 50nsec.

Figure 4 illustrates timing when conversion is initiated by an R/C pulse which goes low and returns to the high state during the conversion. In this case, the three-state outputs go to the high-impedance state in response to the falling edge of R/C and are enabled for external access of the data after completion of the conversion. Figure 5 illustrates the timing when conversion is initiated by a positive R/C pulse. In this mode the output data from the previous conversion is enabled during the positive portion of R/C. A new conversion is started on the falling edge of R/C, and the three-state outputs return to the high-impedance state until the next occurrence of a high R/C pulse. Timing specifications for stand-alone operation are listed in Table IV.




FIGURE 4. R/C Pulse Low — Outputs Enabled After Conversion.




FIGURE 5. R/C Pulse High — Outputs Enabled Only While R/C Is High.

TABLE IV. Stand-Alone Mode Timing.

Symbol	Parameter	Min	Typ	Max	Units
t <sub>HRL</sub>	Low R/C Pulse Width	50			nsec
t <sub>DS</sub>	STS Delay from R/C			200	nsec
t <sub>HDR</sub>	Data Valid After R/C Low	25			nsec
t <sub>HS</sub>	STS Delay After Data Valid	100	300	600	nsec
t <sub>HRH</sub>	High R/C Pulse Width	150			nsec
t <sub>DDR</sub>	Data Access Time			150	nsec

## FULLY CONTROLLED OPERATION

### Conversion Length

Conversion length (8-bit or 12-bit) is determined by the state of the A<sub>0</sub> input, which is latched upon receipt of a conversion start transition (described below). If A<sub>0</sub> is latched high, the conversion continues for 8 bits. The full 12-bit conversion will occur if A<sub>0</sub> is low. If all 12 bits are read following an 8-bit conversion, the 3LSBs (DB0-DB2) will be low (logic 0) and DB3 will be high (logic 1). A<sub>0</sub> is latched because it is also involved in enabling the output buffers. No other control inputs are latched.

### CONVERSION START

The converter is commanded to initiate conversion by a transition occurring on any of three logic inputs (CE, CS, and R/C) as shown in Table III. Conversion is initiated by the last of the three to reach the required state and thus all three may be dynamically controlled. If necessary, all three may change states simultaneously, and the nominal delay time is the same regardless of which input actually starts conversion. If it is desired that a particular input establish the actual start of conversion, the other two should be stable a minimum of 50nsec prior to the transition of that input. Timing relationships for start of conversion timing are illustrated in Figure 6. The specifications for timing are contained in Table V.




FIGURE 6. Conversion Cycle Timing.

TABLE V. Timing Specifications.

Symbol	Parameter	Min	Typ	Max	Units
<b>Convert Mode</b>					
$t_{DSC}$	STS delay from CE		100	200	ns
$t_{HEC}$	CE Pulse width	50	30		ns
$t_{SCS}$	$\overline{CS}$ to CE setup	50	20		ns
$t_{HSC}$	$\overline{CS}$ low during CE high	50	20		ns
$t_{SRC}$	$R/\overline{C}$ to CE setup	50	0		ns
$t_{HRC}$	$R/\overline{C}$ low during CE high	50	20		ns
$t_{SAC}$	$A_0$ to CE setup	0	0		ns
$t_{HAC}$	$A_0$ valid during CE high	50	20		ns
$t_c$	Conversion time, 12 bit cycle	9	12	15	$\mu$ s
	8 bit cycle	6	8	10	$\mu$ s
<b>Read Mode</b>					
$t_{DD}$	Access time from CE		75	150	ns
$t_{VD}$	Data valid after CE low	25	35		ns
$t_{HL}$	Output float delay		100	150	ns
$t_{SSR}$	$\overline{CS}$ to CE setup	50	0		ns
$t_{SRR}$	$R/\overline{C}$ to CE setup	0	0		ns
$t_{SAR}$	$A_0$ to CE setup	50	25		ns
$t_{HSR}$	$\overline{CS}$ valid after CE low	0	0		ns
$t_{HRR}$	$R/\overline{C}$ high after CE low	0	0		ns
$t_{HAR}$	$A_0$ valid after CE low	50	25		ns
$t_{HS}$	STS delay after data valid	100	300	600	ns

NOTE: Specifications are at +25°C and measured at 50% level of transitions.

The STATUS output indicates the current state of the converter by being in a high state only during conversion. During this time the three state output buffers remain in a high-impedance state, and therefore data cannot be read during conversion. During this period additional transitions of the three digital inputs which control conversion will be ignored, so that conversion cannot be prematurely terminated or restarted. However, if  $A_0$  changes state after the beginning of conversion, any additional start conversion transition will latch the new state of  $A_0$ , possibly resulting in an incorrect conversion length (8 bits vs 12 bits) for that conversion.

### READING OUTPUT DATA

After conversion is initiated, the output data buffers remain in a high-impedance state until the following four logic conditions are simultaneously met:  $R/\overline{C}$  high, STATUS low, CE high, and  $\overline{CS}$  low. Upon satisfaction of these conditions the data lines are enabled according to the state of inputs  $12/\overline{8}$  and  $A_0$ . See Figure 7 and Table V for timing relationships and specifications.

In most applications the  $12/\overline{8}$  input will be hard-wired in either the high or low condition, although it is fully TTL- and CMOS-compatible and may be actively driven if desired. When  $12/\overline{8}$  is high, all 12 output lines (DB0-DB11) are enabled simultaneously for full data word transfer to a 12-bit or 16-bit bus. In this situation the  $A_0$  state is ignored.

When  $12/\overline{8}$  is low, the data is presented in the form of two 8-bit bytes, with selection of the byte of interest




FIGURE 7. Read Cycle Timing.

accomplished by the state of  $A_0$  during the read cycle. Connection of the ADC674A to an 8-bit bus for transfer of left-justified data is illustrated in Figure 9. The  $A_0$  input is usually driven by the least significant bit of the address bus, allowing storage of the output data word in two consecutive memory locations.

When  $A_0$  is low, the byte addressed contains the 8MSBs. When  $A_0$  is high, the byte addressed contains the 4LSBs from the conversion followed by four logic zeros which have been forced by the control logic. The left-justified

	Word 1								Word 2							
Processor	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Converter	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	0	0	0	0

FIGURE 8. 12-Bit Data Format for 8-Bit Systems.

formats of the two 8-bit bytes are shown in Figure 8. The design of the ADC674A guarantees that the  $A_0$  input may be toggled at any time with no damage to the converter; the outputs which are tied together as illustrated in Figure 9 cannot be enabled at the same time.

In the majority of applications the read operation will be attempted only after the conversion is complete and the STATUS output has gone low. In those situations requiring the earliest possible access to the data, the read may be started as much as 950nsec ( $t_{DD\ max} + t_{HS\ max}$ ) before STATUS goes low. Refer to Figure 7 for these timing relationships.

## ORDERING INFORMATION

Model	Temperature Range	Linearity Error, max ( $T_{MIN}$ to $T_{MAX}$ )	Resolution, No Missing Codes ( $T_{MIN}$ to $T_{MAX}$ )	Full-Scale TC, max (ppm/°C)
ADC674AJH	0°C to +75°C	±1LSB	11 Bits	±45
ADC674AKH	0°C to +75°C	±1/2LSB	12 Bits	±25
ADC674ASH	-55°C to +125°C	±1LSB	11 Bits	±50
ADC674ATH	-55°C to +125°C	±1LSB	12 Bits	±25




FIGURE 9. Connection to an 8-bit Bus.

## High-Speed ANALOG-TO-DIGITAL CONVERTER

### FEATURES

- 12-BIT RESOLUTION
- $\pm 0.015\%$  LINEARITY ERROR MAXIMUM (C GRADE)
- NO MISSING CODES  $-25^{\circ}\text{C}$  TO  $+85^{\circ}\text{C}$
- 32-PIN METAL PACKAGE
- CONVERSION TIME: 500nsec, 8 bits  
670nsec, 10 bits  
1.5 $\mu$ sec, 12 bits

### DESCRIPTION

The ADC803 is a high speed successive approximation analog-to-digital converter utilizing state-of-the-art IC and laser-trimmed thin film components.


It is complete with internal reference, clock, and comparator and is packaged in a 32-pin metal package. Conversion time is set at the factory to 1.5 $\mu$ sec.

With user-adjusted conversion time set at 1 $\mu$ sec,  $\pm 1$ LSB accuracy can be achieved. The gain and offset errors may be externally-trimmed to zero.

Internal scaling resistors are provided for the selection of analog signal input ranges of 0V to -10V,  $\pm 5$ V, and  $\pm 10$ V.

Output data is available in a serial or parallel format. Output codes available are complementary binary for unipolar inputs and bipolar offset binary for bipolar inputs.

All digital inputs and outputs are TTL-compatible. Power supply requirements are  $\pm 15$ V and +5V.





# SPECIFICATIONS

## ELECTRICAL

At +25°C, rated power supplies, 1.5μsec conversion time, and after 6-minute warm-up unless otherwise noted.

MODEL	ADC803CM			ADC803BM			ADC803SM			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>RESOLUTION</b>			12			12			12	Bits
<b>INPUTS</b>										
<b>ANALOG</b> Voltage Ranges: Bipolar Unipolar Impedance: -10V to 0V, ±5V ±10V		±5, ±10 0 to -10 1.4 2.4			*			*		V V kΩ kΩ
<b>DIGITAL</b> Convert Command Logic Loading		Negative pulse 50nsec wide (min) trailing edge (0 to 1) initiates conversion.							*	TTL Loads
<b>TRANSFER CHARACTERISTICS</b>										
<b>ACCURACY</b> Gain Error <sup>(1)</sup> Offset Error <sup>(1)</sup> : Unipolar Bipolar Linearity Error: 1.5μsec Conversion Time 1.0μsec Conversion Time Differential Linearity Error: 1.5μsec Conversion Time 1.0μsec Conversion Time Inherent Quantization Error		±0.04 ±0.05 ±0.02 ±0.009 ±0.015 ±0.012 ±0.015 1/2	±0.1 ±0.2 ±0.1 ±0.012 ±0.020 ±0.015 ±0.024		±0.08 ±0.07 *	±0.2 ±0.3 ±0.2 ±0.020 ±0.020 *		+0.04 * * ±0.012 *	+0.1 * * ±0.015 *	% % of FSR <sup>(2)</sup> % of FSR % of FSR % of FSR % of FSR LSB
<b>POWER SUPPLY SENSITIVITY</b> Gain and Offset: +15VDC -15VDC +5VDC Conversion Time: +15VDC -15VDC +5VDC		±0.0036 ±0.0005 ±0.001 ±0.7 None ±0.8			*	*		*	*	% of FSR/%V <sub>CC</sub> % of FSR/%V <sub>CC</sub> % of FSR/%V <sub>DD</sub> %/V <sub>CC</sub> %/V <sub>CC</sub> %/V <sub>DD</sub>
<b>CONVERSION TIME</b> Factory Set Range of Adjustments	1.3 0.8		1.5 2.2	*	*	*	*	*	*	μsec μsec
<b>DRIFT</b> Gain Offset: Unipolar Bipolar Linearity Error -25°C to +85°C: 1.5μsec Conversion Time 1.0μsec Conversion Time -55°C to +125°C: 1.7μsec Conversion Time, max <sup>(4)</sup> Differential Linearity Error -25°C to +85°C: 1.5μsec Conversion Time 1.0μsec Conversion Time -55°C to +125°C: 1.7μsec Conversion Time, max <sup>(4)</sup> Conversion Time No Missing Code Temp. Range: 1.5μsec Conversion Time 1.7μsec Conversion Time, max <sup>(4)</sup>		±10 ±2 ±3 ±0.012 ±0.015 ±0.012 ±0.015 ±0.1	±30 ±7 ±10 ±0.018 ±0.018 ±0.018 ±0.018 +85		±15 ±3 ±5 ±0.020 ±0.024 ±0.024 *	*	*	*	*	ppm of FSR/°C ppm of FSR/°C ppm of FSR/°C % of FSR % of FSR % of FSR % of FSR % of FSR °C °C
								-55	+125	

## ELECTRICAL (CONT)

MODEL	ADC803CM			ADC803BM			ADC803SM			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>OUTPUT</b>										
<b>DIGITAL DATA</b>										
Parallel										
Output Codes: Unipolar	Complementary Straight Binary				*	*		*	*	
Bipolar	Bipolar Offset Binary				*	*		*	*	
Output Drive	6			*	*	*	*	*	*	TTL Loads
Serial Data Codes (NRZ)	Same as Parallel (MSB first)				*	*		*	*	
Output Drive	6			*	*	*	*	*	*	TTL Loads
Status	Logic "1" during Conversion				*	*		*	*	
Status Output Drive	6			*	*	*	*	*	*	TTL Loads
Internal Clock:										
Clock Output Drive	3			*	*	*	*	*	*	TTL Loads
Frequency (without external clock adjustment)		8			*	*		*	*	MHz
<b>POWER SUPPLY REQUIREMENTS</b>										
Power Consumption										
Rated Voltage: Analog ( $\pm V_{CC}$ )	$\pm 14.25$	$\pm 15.0$	$\pm 15.75$	*	*	*	*	*	*	VDC
Digital ( $V_{DD}$ )	+4.75	+5.0	+5.25	*	*	*	*	*	*	VDC
Supply Drain: +15V		+27	+32	*	*	*	*	*	*	mA
-15V		-38	-55	*	*	*	*	*	*	mA
+5V		+180	+210	*	*	*	*	*	*	mA
<b>TEMPERATURE RANGE (AMBIENT)</b>										
Specification	-25		+85	*	*	*	*	*	*	°C
Storage	-55		+125	*	*	*	*	*	*	°C


\* Same specification as for ADC803CM.

NOTES: (1) Adjustable to zero. See Optional Gain and Offset Adjustment section. (2) FSR means Full Scale Range. For example, unit connected for  $\pm 10V$  has 20V FSR. (3) See Optional Clock Rate Control section. For faster conversion time at less resolution, see section on External Short Cycle. (4) Conversion time is factory-set at approximately  $1.4\mu\text{sec}$  at  $+25^\circ\text{C}$ . As temperature increases, the conversion time increases. At  $+125^\circ\text{C}$  the conversion time will be no more than  $1.7\mu\text{sec}$ . No Missing Codes is guaranteed over  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$  provided the conversion time is allowed to increase with temperature.

### ABSOLUTE MAXIMUM RATINGS

Analog Supply Voltage To Analog Common...  $\pm 18V$   
 Digital Supply Voltage To Digital Common...  $+7V$   
 Digital Controls Inputs .....  $+5.5V$   
 Analog Inputs .....  $\pm 15V$   
 Operating Temperature  
 Ambient .....  $+85^\circ\text{C}$   
 Case .....  $+125^\circ\text{C}$   
 Storage Temperature....  $+125^\circ\text{C}$

### CONNECTION DIAGRAM



## MECHANICAL

PIN: Pin material and plating composition conform to method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2)  
CASE: Kovar, Nickel plated  
HERMETICITY: Gross Leak Test  
MATING CONNECTOR: 2302MC Set of two 16-pin strips  
WEIGHT: 13 grams (0.46 oz.)

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.720	1.760	43.69	44.70
B	1.120	1.160	28.45	29.46
C	.170	.250	4.32	6.35
D	.016	.021	0.41	0.53
G	100 BASIC		2.54 BASIC	
H	.100	.140	2.54	3.56
K	.150	.300	3.81	7.62
L	900 BASIC		22.86 BASIC	
R	.100	.140	2.54	3.56

Pin numbers shown for reference only. Numbers may not be marked on package.

Pin 1 can be identified from bottom of unit by either a contrasting color of glass seal or a square corner. Case is tied to Digital Common.

NOTE: Leads in true position within 0.10" (0.25mm) R at MMC at seating plane. Pin 8 connected to case.

## THEORY OF OPERATION

The accuracy of a successive approximation analog-to-digital converter is described by the transfer function shown in Figure 1. All successive approximation A/D converters have an inherent Quantization Error of  $\pm 1/2$ LSB. The remaining errors in the A/D converter are combinations of analog errors due to the linear circuitry matching and tracking properties of the ladder and scaling networks, power supply rejection, reference errors and the dynamic errors of the DAC and comparator. In summary, these errors consist of initial errors including Gain, Offset, Linearity, Differential Linearity, and Power Supply Sensitivity. Initial Gain and Offset errors may be adjusted to zero. Gain drift over temperature rotates the transfer function (Figure 1) about the zero point and Offset drift shifts the transfer function left or right over the operating temperature range. Linearity error is unadjustable and is the most meaningful indicator of A/D converter accuracy. Linearity error is the deviation of an actual bit transition from the ideal transition value at any level over the range of the A/D converter. A Differential Linearity error of  $\pm 1/2$ LSB




FIGURE 1. Input versus Output for an Ideal Bipolar A/D Converter.

means that the width of each bit step over the range of the A/D converter is 1LSB,  $\pm 1/2$ LSB. The ADC803 is guaranteed to have no missing codes over the specified temperature range.

## TIMING CONSIDERATIONS

The timing diagram (Figure 2) shows the relationship between the convert command, clock and outputs. The digital output word is positive true logic for bipolar operation and complementary logic for unipolar operation.

The following are some important notes on the ADC803 timing. The times given are typical unless otherwise noted. Nominal maximum and minimum times are also given in Figure 2.

1. When power is first applied, the status of the ADC803 will be undetermined. A CONVERT COMMAND must be applied to initialize the ADC803.
2. The CONVERT COMMAND must be low at least 50nsec prior to the "0" to "1" edge that starts a conversion.
3. The clock runs continuously when the initial CONVERT COMMAND goes high and whenever the CONVERT COMMAND is high thereafter. It does not run when CONVERT COMMAND is low. It may be beneficial to keep CONVERT COMMAND low except during conversions to limit the digital noise induced in the ground and power supply lines.
4. The clock starts 25nsec after the "0" to "1" transition of the CONVERT COMMAND.
5. **Parallel Output Data:** The Successive Approximation Register (SAR) is reset 26nsec after the leading edge of the first clock period in the conversion cycle. The MSB is set to logic "0" and all other bits are set to logic "1". The bits are determined in succession starting with the MSB, Bit 1, as shown in Figure 2. Each bit will be valid 26nsec after its corresponding clock pulse.

The falling edge of the STATUS signal should not be used to strobe parallel data out of the ADC803




FIGURE 2. ADC803 Timing Diagram.

directly. The table in Figure 2 indicates that the falling edge of STATUS may occur prior to bit 12 data becoming valid.

- Serial Output Data:** The serial output is indeterminate until Bit 1 is valid, which occurs 26nsec after the leading edge of the second clock pulse. The remaining bits (Bits 2 through 12) are valid in succession for one clock period each beginning 26nsec after the leading edge of each clock pulse.
- STATUS goes high 26nsec after the leading edge of the first clock pulse and goes low 18nsec after the leading edge of the last clock pulse.
- Bit 12 will become valid at about the same time STATUS goes low and a new conversion can be initiated at anytime after the output data has been read.
- The converter may be restarted during a conversion. When CONVERT COMMAND makes a "0" to "1" transition after the minimum set-up time, the SAR will be reset and a new conversion will start regardless of the state of the converter prior to the CONVERT COMMAND being received.

Figures 3, 4, and 5 are photographs of the actual pulse shapes and relationships.




FIGURE 3. Photo of (a) Convert Command, (b) Clock, and (c) Status (200nsec div).




FIGURE 4. Photo of (a) Convert Command, (b) Serial Out, and (c) Clock (50nsec div).




FIGURE 5. Photo of (a) Bit-12 Data (Parallel), (b) Clock, and (c) Status (20nsec div).

## DIGITAL CODES

### Parallel Data

Two binary codes are available on the ADC803 parallel output; they are complementary straight binary (Logic "0" true) for unipolar input signal ranges and bipolar offset binary (Logic "1" true) for bipolar input signal ranges. Binary two's complement may be obtained for bipolar input ranges by inverting the MSB. It should be noted that for unipolar input ranges -10 volts is full scale.

Table I shows the LSB, transition values, and code definitions for each possible analog signal range.

TABLE I. Input Voltages, Transition Values, LSB Values, and Code Definitions.

Analog Input Voltage Range	$\pm 10V$	$\pm 5V$	0 to -10V
Code Designation	BOB <sup>(1)</sup> or BTC <sup>(2)</sup>	BOB or BTC	CSB <sup>(3)</sup>
One Least Significant Bit (LSB)	4.88mV	2.44mV	2.44mV
Transition Values MSB LSB <sup>(4)</sup>			
000...000	-10V + 1/2LSB	-5V + 1/2LSB	-10V + 3/2LSB
000...001			
011...111	-1/2LSB	-1/2LSB	-5V + 1/2LSB
100...000			
111...110	+10V - 3/2LSB	+5V - 3/2LSB	-1/2LSB
111...111			

- NOTES: 1. BOB = Bipolar Offset Binary.  
 2. BTC = Binary Two's Complement (obtained by inverting the most significant bit (pin 1)).  
 3. CSB = Complementary Straight Binary.  
 4. Voltages given are the nominal value for the transition from the next lower code.

### Serial Data (NRZ)

Two binary codes are available on the serial output line; they are complementary straight binary (CSB) for unipolar input ranges and bipolar offset binary (BOB) for bipolar input signal ranges. The serial data is available only during conversion and appears with the MSB first. See the timing diagram and discussion under "timing considerations" for more detailed information.

The LSB and transition values shown in Table I, also apply to the serial data output, except serial output does not have a BTC code.

## DISCUSSION OF SPECIFICATIONS

The ADC803 is specified to meet critical performance criteria for a wide variety of applications. The most critical specifications for an A/D converter are Linearity, Drift, Gain and Offset errors, and Conversion speed effects on accuracy. This ADC is factory-trimmed and tested for all critical key specifications.

### GAIN AND OFFSET ERROR

Initial Gain and Offset errors are factory-trimmed to

typically  $\pm 0.05\%$  of FSR at 25°C. These errors may be trimmed to zero by connecting external trim potentiometers as shown in Figures 10, 11, and 12.

### ACCURACY VERSUS CONVERSION TIME

In successive approximation A/D converters, the conversion time affects Linearity and Differential Linearity errors. Conversion time and its effect on Linearity and Differential Linearity errors for the ADC803 are shown in Figure 6.




FIGURE 6. Linearity and Differential Linearity Error versus Conversion Time.

### POWER SUPPLY SENSITIVITY

Changes in the DC power supply voltages will affect accuracy. Normally, regulated power supplies with 1% or less ripple are recommended for use with this ADC. See Layout Precautions, Power Supply Decoupling, and Figure 7.




FIGURE 7. Recommended Power Supply Decoupling.

## LINEARITY ERROR

Linearity error is not adjustable by the user and is the most meaningful indicator of A/D converter accuracy. Linearity is the deviation of an actual bit transition from the ideal transition value at any level over the range of the A/D converter.

## DIFFERENTIAL LINEARITY ERROR

Differential Linearity describes the step size between transition values. A Differential Linearity error of  $\pm 1/2$ LSB indicates that the size of any step may not vary from 1LSB by more than  $\pm 1/2$ LSB.

## ENVIRONMENTAL SCREENING

Q screening is now available for all models of the ADC803 family. The Q-screened versions have the same specifications as the unscreened versions listed in the Specifications table.

### Q Screening

Burr-Brown Q-screened models are environmentally-screened versions of our standard industrial products, designed to provide enhanced reliability. The screening, tabulated below, is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient method of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those listed below. Burr-Brown's detailed procedures may vary slightly from those of MIL-STD-883.

### SCREENING FOR ADC803BMQ, ADC803CMQ AND ADC803SMQ

Screen	Method Burr-Brown or MIL-STD-883	Condition
Internal Visual	Burr-Brown QC4118	
High Temperature Storage (Stabilization Bake)	1008	B (150°C, 24hr)
Temperature Cycling	1010	B (10cy, -55°C to +125°C)
Constant Acceleration	2001	(2000G, Y1 axis)
Burn-in ADC803BMQ, CMQ ADC803SMQ	1015	D (160 hrs, +85°C) (160 hrs, +125°C)
Electrical Test	Burr-Brown Test Specification	
Hermeticity Fine Leak	1014	A1 or A2 (Helium, $5 \times 10^{-7}$ cc/sec)
Gross Leak	1014	C
Final Electrical	Burr-Brown Test Specification	
External Visual	Burr-Brown QC5150	

## LAYOUT AND OPERATING INSTRUCTIONS

### LAYOUT PRECAUTIONS

The ADC803 is a high speed analog-to-digital converter which requires more layout precautions than general purpose products.

The ADC803 has two pins for analog common, two pins for digital common, and two pins for each power supply input. Each pair of these pins must be connected together externally. The connection between the digital supply pins and the connection between the digital common pins must be as short as possible. The analog and digital commons are not connected together internally in the ADC803, but should be connected together externally to a ground plane.

Connecting all commons to a ground plane at the ADC803 is the best method to minimize noise and dissipate heat. Pin 8 (Digital Common) is internally connected to the case.

The ADC803 also has an analog common Sense input (pin 27) for the analog input. This sense pin must be connected to analog common as close to the input signal source as possible or connected to the ground plane. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog inputs and digital lines should be minimized by careful layout. Special attention should be taken to ensure that the clock noise on the +5V supply line does not couple into the analog inputs.

The Comparator input (pin 26) is extremely sensitive to noise. Any connection to this point should be as short as possible and shielded by analog common or  $\pm 15$ VDC supply patterns. The Clock Output (pin 17) is sensitive to stray capacitance; capacitance on this pin could alter the clock wave shape.

### POWER SUPPLY DECOUPLING

The power supplies should be bypassed with 1 $\mu$ F tantalum capacitors as shown in Figure 8 to obtain noise-free operation. These capacitors should be located close to the ADC.

### INPUT SCALING

The analog input should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signals as shown in Table II. See Figure 8 for circuit details.

### OUTPUT DRIVE

All ADC803 outputs except the clock will drive six TTL loads; the clock will drive three TTL loads. If long digital lines must be driven, external logic buffers are required particularly for the clock which is sensitive to capacitive loading.

TABLE II. ADC803 Input Scaling Connections.

Input Signal Range	Output Code	Connect Pin 29 To	With Gain Adjust	Connect Pin 24 To	Connect Pin 25 To
±10V	BOB or BTC*	26	Yes	40Ω resistor in series with input signal	Gain Adjust Potentiometer
			No	Input Signal	Analog Common
±5V	BOB or BTC*	26	Yes	Gain Adjust Potentiometer	10Ω resistor in series with input signal
			No	Analog Common	Input Signal
0 to -10V	CSB	Analog Common	Yes	Gain Adjust Potentiometer	10Ω resistor in series with input signal
			No	Analog Common	Input Signal

\*Obtained by inverting MSB (pin 1) externally.




FIGURE 8. Input Scaling Circuit.

**INPUT IMPEDANCE**

The source impedance to the ADC803 should be low, such as the output of an op amp, to avoid any errors due to the relatively low input impedance of the ADC803.

If this impedance is not low, a buffer amplifier should be added between the input signal and the ADC803 input as shown in Figure 9.




FIGURE 9. Source Impedance Buffering.

A common problem with successive approximation A/D converters is the transients in input current caused by the comparator input being switched back and forth. This requires a fast settling amplifier to drive the input.

The ADC803 comparator is connected in a differential mode (see Figure 8), greatly reducing the size of the input

transients. The user, therefore, may use a low cost wideband monolithic amplifier to drive the ADC803. The small signal settling time of the amplifier should be less than 100nsec.

**OPTIONAL EXTERNAL GAIN AND OFFSET ADJUSTMENTS**

Gain and Offset errors may be trimmed to zero using external trim potentiometers connected to the ADC as shown in Figures 10, 11, and 12. For proper gain adjust range a series resistor must be connected to the analog input pin as specified in Table II and shown in Figures 11 and 12. Multiturn potentiometers with 100ppm/°C or better TCR's are recommended for minimum drift over temperature and time. All resistors should be ±1% metal film or better. If the Offset adjust is not used, pin 26 should be left open except for bipolar operation when it is connected to pin 29. If the Gain adjust is not used, the unused input (pin 24 or 25) must be grounded to meet specified gain accuracy.

**Adjustment Procedure**

Refer to Table I for LSB voltages and transition values. Unipolar offset - connect the offset potentiometer and resistors as shown in Figure 11, sweep the input through the end point transition voltage, from 111...110 to 111...111. Adjust the Offset potentiometer until the actual end point transition voltage occurs at -1/2LSB.

Bipolar offset - connect the offset potentiometer and resistors as shown in Figure 10. Sweep the input through zero and adjust the offset potentiometer until the transition from 0111 1111 1111 to 1000 0000 0000 occurs at -1/2LSB.




FIGURE 10. Optional Offset Adjust




FIGURE 11. Optional Gain Adjust for ±10V Bipolar Operation.




FIGURE 12. Optional Gain Adjust for  $\pm 5V$  Bipolar or 0 to  $-10V$  Unipolar Operation.

Gain - connect the Gain potentiometer as shown in Figure 11 or 12. Sweep the input through the end point transition voltage that should cause an output transition from 000...000 to 000...001. Adjust the Gain potentiometer until this transition occurs at the correct end point transition voltage as given in Table I.

### OPTIONAL CLOCK RATE CONTROL

The clock is factory-set for a conversion time between  $1.3\mu\text{sec}$  and  $1.5\mu\text{sec}$ . By use of the optional Clock Rate Control as shown in Figure 13, the Conversion time can be adjusted down to  $0.8\mu\text{sec}$  for 12-bit resolution. If the optional Clock Rate Control is not used, pin 19 should be left open. Figure 14 shows Conversion Time versus Clock Rate Control voltage and Figure 6 shows Differential Linearity error versus Conversion time.




FIGURE 13. Optional Clock Rate Control.

### POWER DISSIPATION

The ADC803 dissipates approximately 1.9 watts (typical) and the package has a case-to-ambient thermal resistance ( $\theta_{CA}$ ) of  $25^\circ\text{C}/\text{W}$ . For operation above  $+85^\circ\text{C}$ ,  $\theta_{CA}$  should be lowered by a heat sink or by forced air over the surface of the package. See Figure 15 for  $\theta_{CA}$  requirements above  $+85^\circ\text{C}$ . Improved thermal contact with the PC card copper ground plane under the case can be achieved using a silicone heat sink compound. On a  $0.062$ " thick PC card with a 16-square inch (minimum) area, this technique will allow operation to  $+100^\circ\text{C}$ .

### EXTERNAL SHORT CYCLE

If less than 12 bits of resolution is required, the cycle time of the ADC803 can be shortened with the addition of two external components as shown in Figure 16. This circuit will create a shortened status signal directly proportional




FIGURE 14. Conversion Time versus Clock Rate Control Voltage.




FIGURE 15.  $\theta_{CA}$  Requirement Above  $+85^\circ\text{C}$ .

to the reduction of resolution. For  $n$  bits of resolution, the  $n+1$  bit is used to create the falling edge of the shortened status signal. It is possible to obtain the equivalent of a 10-bit converter with  $670\text{nsec}$  conversion time and an 8-bit converter with  $500\text{nsec}$  conversion time using this short cycle technique and the external clock rate control shown in Figure 13. To begin a new conversion, simply give the converter a new convert command pulse. The SAR will reset and a new conversion will begin.




FIGURE 16. External Short Cycle Circuit.



## TESTING OF THE ADC803

In order to validate the test results of the ADC803 obtained during final test, the customer must take extreme care in the design and layout of his test fixtures. Proper grounding, correct routing of analog and digital signals and power supply bypassing are crucial in achieving successful results.

### ANALOG GROUND, DIGITAL GROUND, SENSE

Figure 17 shows a simplified model of the ADC depicting proper analog and digital grounding. Several analog and digital ground pins have been provided to allow for optimizing the internal layout of the ADC. As will be explained in more detail later, analog and digital grounds should be connected together only at one point by an extremely low resistive and inductive connection (a ground plane is ideal). A special analog ground called "sense" has been provided to eliminate the voltage drop that would otherwise be in the ground return of the R-2R ladder. Measuring the input signal with respect to the sense terminal makes the measurement independent of the impedance that is developed in the connection between the sense terminal and the analog ground, pin 28.

### ANALOG-TO-DIGITAL CONVERTER TEST TECHNIQUE

A very effective way of determining the DC performance of an ADC is by using the "servo loop method." The block diagram of this technique is shown in Figure 18. This measurement system automatically locates the analog voltage that causes the digital output to alternate between the desired code and the adjacent code. The




FIGURE 17. Simplified Model of ADC803 Depicting Proper Analog and Digital Ground.




FIGURE 18. Servo Loop Analog-to-Digital Tester.

computer is programmed to place the desired code on the I/O bus which is one set of inputs to the digital comparator. The other set of inputs to this comparator is the digital output of the ADC. Depending upon the result of this comparison, the integrator is directed to change its output until an equilibrium state is achieved. Once in equilibrium, the DVM measures the analog input to the ADC and transmits the information to the computer via the IEEE-488 bus. The test program checks all the desired code combinations, verifying the performance of the ADC. Test time will range from 10 seconds to several minutes depending on the speed of the test program, settling time of the DVM, and number of codes to be checked.

### GROUND LOOPS

Figure 19 illustrates the interaction that occurs between the analog and digital grounds when an ADC is connected into a test circuit. This interaction is created by ground loops. The circuit in Figure 19 shows how ground loops are created when the ADC tester combines digital and analog portions of the circuit together—in this case, the test signal generator (analog) and the digital circuitry that detects the ADC code which corresponds to the analog signal (digital). The ground loop exists when the digital ground connection between the ADC and the tester is in parallel with the analog grounds that connect the tester with the ADC. When the connection is made in this manner some of the digital current is diverted into the analog signal return, which creates a code-dependent error signal due to the resistance in the analog signal return. This error distorts the linearity measurement and induces hysteresis. The error can be substantially reduced if the analog and digital grounds are isolated from each other in the ADC tester.




FIGURE 19. Ground Loop Interaction Between Analog and Digital Grounds When ADC is Connected Into Test Circuit.

### BEAT FREQUENCY TEST

A "beat frequency test" applied to an ADC803 with a companion sample hold illustrates both an effective means of testing the high frequency performance of such a system and demonstrating that the ADC803 with its associated sample hold is capable of digitizing high frequency signals cleanly. A sample hold must be used when performing this test to hold the input of the ADC803 constant during the conversion time. Figure 20 is a block diagram of the beat frequency test setup.

The beat frequency test is useful for being able to rapidly determine whether there are any serious problems with the ADC. In this test the input frequency is set at slightly less than one-half the sampling rate. The slight difference is selected to allow the sample point to vary by 1LSB, or

less, on successive samples. The data is clocked into a low frequency reconstruction DAC at one-half the sampling rate to enable viewing on an oscilloscope. Figure 21 is a photograph of the response to a full-scale input sine wave centered around the MSB and Figure 22 is a photograph of the response of a small signal sine wave centered around the MSB. For comparison, a photograph (Figure 23) is included which shows the response of the ADC803 to a 125Hz input signal which is the same as the beat frequency.

Figure 24 is the PC card layout that was used for the beat frequency test. This layout demonstrates some of the layout practices that must be followed when using a high speed ADC like the ADC803.




FIGURE 20. Block Diagram of Beat Frequency Test Circuit.




FIGURE 21. Beat Frequency Test Response of Full Scale Sine Wave Input.




FIGURE 22. Beat Frequency Test Response of Small Signal Sine Wave Input.




FIGURE 23. Response of Small Signal 125Hz Sine Wave Input.




FIGURE 24. PC Board Layout for Beat Frequency Test Fixture.



# ADC804

## Serial Output ANALOG-TO-DIGITAL CONVERTER

### FEATURES

- **17 $\mu$ sec CONVERSION TIME**
- **SERIAL OUTPUT**—Ideal for applications requiring isolation or long-distance data transmission
- **<500mW POWER DISSIPATION**
- **24-PIN DUAL-WIDE HERMETIC PACKAGE**
- **FULLY SPECIFIED FOR OPERATION ON  $\pm 12V$  OR  $\pm 15V$  SUPPLIES**
- **$\pm 0.012\%$  INTEGRAL LINEARITY**
- **12-BIT RESOLUTION**
- **TWO TEMPERATURE RANGES AVAILABLE:**  
ADC804BH for  $-25^{\circ}C$  to  $+85^{\circ}C$  Operation  
ADC804SH for  $-55^{\circ}C$  to  $+125^{\circ}C$  Operation
- **NO MISSING CODES  $-25^{\circ}C$  TO  $+85^{\circ}C$**


### DESCRIPTION

The ADC804 is a 12-bit successive approximation analog-to-digital converter, custom-designed for freedom from latch-up and for optimum AC performance. It is complete with a comparator, a monolithic 12-bit DAC which includes a 6.3V reference laser-trimmed for minimum temperature coefficient, and a CMOS logic chip containing the successive approximation register (SAR), clock, and all other associated logic functions.

Internal scaling resistors are provided for the selection of analog input signal ranges of  $\pm 2.5V$ ,  $\pm 5V$ ,  $\pm 10V$ , 0 to  $+5V$ , or 0 to  $+10V$ . Gain and offset errors may be externally trimmed to zero, enabling initial end-point accuracies of better than  $\pm 0.012\%$  ( $\pm 1/2LSB$ ). The ADC804 has two grades, one completely specified for  $-25^{\circ}C$  to  $+85^{\circ}C$  operation (ADC804BH), and the other for  $-55^{\circ}C$  to  $+125^{\circ}C$  operation (ADC804SH).

The maximum conversion time of 17 $\mu$ sec makes the ADC804 ideal for a wide range of 12-bit applications requiring system throughput sampling rates up to 59kHz. In addition, an external clock may be used to synchronize the converter to the system clock or to obtain faster operation. As an added benefit for ADC80 users employing the serial output capability, the ADC804 is designed to replace or provide an alternate source to ADC80 with a minimum of circuit board changes and it provides a 40% reduction in conversion time.

Data is available in serial form with corresponding clock and status signals. Elimination of the parallel output capability enables the ADC804 to be the smallest fully self-contained 12-bit ADC available today. All digital input and output signals are TTL/LSTTL-compatible, with internal pull-up resistors included on all digital inputs to eliminate the need for external pull-up resistors on digital inputs not requiring connection. The ADC804 operates equally well with either  $\pm 15V$  or  $\pm 12V$  analog power supplies, and also requires use of a  $+5V$  logic supply. It is packaged in a hermetic 24-pin side-brazed ceramic dual-in-line package.



# SPECIFICATIONS

## ELECTRICAL

T<sub>A</sub> = +25°C, ±V<sub>CC</sub> = 12V or 15V, V<sub>DD</sub> = +5V unless otherwise specified.


MODEL	ADC804BH			ADC804SH			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>RESOLUTION</b>			12			*	Bits
<b>INPUT</b>							
<b>ANALOG</b>							
Voltage Ranges: Unipolar			0 to +5, 0 to +10		*	*	V
Bipolar			±2.5, ±5, ±10		*	*	V
Impedance: 0 to +5V, ±2.5V		2.3			*	*	kΩ
0 to +10V, +5V		4.6			*	*	kΩ
±10V		9.2			*	*	kΩ
<b>DIGITAL</b>							
Logic Characteristics (over specification temperature range)							
V <sub>ih</sub> (logic "1")	2.0		5.5	*	*	*	V
V <sub>il</sub> (logic "0")	-0.3		+0.8	*	*	*	V
I <sub>ih</sub> (V <sub>ih</sub> = +2.7V)			-150	*	*	*	μA
I <sub>il</sub> (V <sub>il</sub> = +0.4V)			500	*	*	*	μA
Convert Command Pulse Width	100		1200	*	*	*	nsec
<b>TRANSFER CHARACTERISTICS</b>							
<b>ACCURACY</b>							
Gain Error <sup>(1)</sup>		±0.1	±0.3		*	*	% of FSR <sup>(2)</sup>
Offset Error <sup>(1)</sup> : Unipolar		±0.05	±0.2		*	*	% of FSR
Bipolar		±0.1	±0.3		*	*	% of FSR
Linearity Error			±0.012		*	*	% of FSR
Differential Linearity Error			±1		*	*	LSB
Inherent Quantization Error		1/2			*	*	LSB
<b>POWER SUPPLY SENSITIVITY</b>							
+13.5V ≤ +V <sub>CC</sub> ≤ +16.5V or +11.4V ≤ +V <sub>CC</sub> ≤ +12.6V		±0.003	±0.009		*	*	% of FSR/%V <sub>CC</sub>
-16.5V ≤ -V <sub>CC</sub> ≤ -13.5V or -12.6V ≤ -V <sub>CC</sub> ≤ -11.4V		±0.003	±0.009		*	*	% of FSR/%V <sub>CC</sub>
+4.5V ≤ V <sub>DD</sub> ≤ +5.5V		±0.002	±0.005		*	*	% of FSR/%V <sub>DD</sub>
<b>DRIFT</b>							
Total Accuracy, Bipolar <sup>(3)</sup>		±10	±23		*	*	ppm/°C
Gain		±15	±30		*	*	ppm/°C
Offset: Unipolar		±3			*	*	ppm of FSR/°C
Bipolar		±7	±15		*	*	ppm of FSR/°C
Linearity Error Drift		±1	±3		*	*	ppm of FSR/°C
Differential Linearity over Temperature Range			+1, -3/4		*	*	LSB
No Missing Code Temperature Range	-25		+85	-55		+125	°C
Monotonicity Over Temperature Range		Guaranteed			Guaranteed		
<b>CONVERSION TIME<sup>(4)</sup></b>		15	17		*	*	μsec
<b>OUTPUTS</b>							
<b>DIGITAL</b> (Clock Out, Status, Serial Out)							
Output Codes, Serial (NRZ) <sup>(5)</sup>		CSB, COB			*	*	V
Logic Levels: Logic 0 (I <sub>sink</sub> ≤ 3.2mA)	+2.4		+0.4	*	*	*	V
Logic 1 (I <sub>source</sub> ≤ 80μA)				*	*	*	V
Internal Clock Frequency		92.3			*	*	kHz
<b>INTERNAL REFERENCE VOLTAGE</b>							
Voltage	+6.2	+6.3	+6.4	*	*	*	V
Source Current Available for External Loads <sup>(6)</sup>	200			*	*	*	μA
Temperature Coefficient		±10	±30		*	*	ppm/°C
<b>POWER SUPPLY REQUIREMENTS</b>							
Voltage, ±V <sub>CC</sub>	±11.4	±15	±16.5	*	*	*	V
V <sub>DD</sub>	+4.5	+5.0	+5.5	*	*	*	V
Current, +I <sub>CC</sub>		5	8.5	*	*	*	mA
-I <sub>CC</sub>		21	26	*	*	*	mA
I <sub>DD</sub>		11	15	*	*	*	mA
Power Dissipation (±V <sub>CC</sub> = 15V)		450	595	*	*	*	mW
<b>TEMPERATURE RANGE</b> (Ambient)							
Specification	-25		+85	-55		+125	°C
Storage	-65		+150	*	*	*	°C

\*Same as specification for ADC804BH.

NOTES: (1) Gain and offset errors are adjustable to zero. See "Optional External Gain and Offset Adjustments" section. (2) FSR means full-scale range and is 20V for ±10V Range, 10V for ±5V and 0 to +10V ranges, etc. (3) Includes drift due to linearity, gain, and offset drifts. (4) Conversion time is specified using internal clock. For operation with an external clock see "Clock Options" section. (5) CSB means Complementary Straight Binary, and COB means Complementary Offset Binary. NRZ means non-return-to-zero coding. See Table I for additional information. (6) External loading must be constant during conversion, and must not exceed 200μA for guaranteed specifications.

## CONNECTION DIAGRAM

- |                        |                                |
|------------------------|--------------------------------|
| Pin 1 - N/C            | Pin 24 - N/C                   |
| Pin 2 - N/C            | Pin 23 - N/C                   |
| Pin 3 - N/C            | Pin 22 - Serial Out            |
| Pin 4 - N/C            | Pin 21 - $-V_{cc}$             |
| Pin 5 - $V_{DD}$       | Pin 20 - Reference Out (+6.3V) |
| Pin 6 - Digital Common | Pin 19 - Clock Out             |
| Pin 7 - Comparator In  | Pin 18 - Status                |
| Pin 8 - Bipolar Offset | Pin 17 - N/C                   |
| Pin 9 - R1 10V Range   | Pin 16 - Clock Inhibit         |
| Pin 10 - R2 20V Range  | Pin 15 - External Clock        |
| Pin 11 - Analog Common | Pin 14 - Convert Command       |
| Pin 12 - Gain Adjust   | Pin 13 - $+V_{cc}$             |



## ABSOLUTE MAXIMUM RATINGS

$+V_{cc}$ to Analog Common	0 to +16.5V
$-V_{cc}$ to Analog Common	0 to -16.5V
$V_{DD}$ to Digital Common	0 to +7V
Analog Common to Digital Common	$\pm 0.5V$
Logic Inputs (Convert Command, Clock In) to Digital Common	-0.3V to $V_{DD} + 0.5V$
Analog Inputs (Analog In, Bipolar Offset) to Analog Common	$\pm 16.5V$
Reference Output	Indefinite Short to Common, Momentary Short to $V_{cc}$
Power Dissipation	1000mW
Lead Temperature, Soldering	+300°C, 10sec
Thermal Resistance, $\theta_{JA}$	60°C/W

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

**CAUTION:** These devices are sensitive to electrostatic discharge. Appropriate I.C. handling procedures should be followed.

## DISCUSSION OF SPECIFICATIONS

### LINEARITY ERROR


Linearity error is defined as the deviation of actual code transition values from the ideal transition values. Under this definition of linearity (sometimes referred to as integral linearity), ideal transition values lie on a line drawn through zero (or minus full scale for bipolar operation) and plus full scale, providing a significantly better definition of converter accuracy than the best-straight-line-fit definition of linearity employed by some manufacturers. The zero or minus full-scale value is located at an analog input value  $1/2LSB$  before the first code transition ( $FFF_H$  to  $FFE_H$ ). The plus full-scale value is located at an analog value  $3/2LSB$  beyond the last code transition ( $001_H$  to  $000_H$ ). See Figure 1, which illustrates these relationships. A linearity specification which guarantees

## MECHANICAL



### NOTES:

- Leads in true position within .010" (.25MM) R at MMC at Seating Plane.
- Pin numbers shown for reference only, may not be marked on package.



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.180	1.210	29.91	30.7
B	.800	.820	20.32	20.8
C	.114	.117	2.90	2.96
D	.014	.017	0.36	0.43
E	.040	.040	1.02	1.02
F	.100	.100	2.54	2.54
G	.280	.278	7.11	7.07
H	.180	.178	4.57	4.48
I	.280	.278	7.11	7.07
J	.010	.009	0.25	0.23

CASE: Ceramic, hermetic  
MATING CONNECTOR: 0245MC  
WEIGHT: 4.4gm (0.16oz)




FIGURE 1. ADC804 Transfer Characteristic Terminology.

$\pm 1/2$ LSB maximum linearity error assures the user that no code transition will differ from the ideal transition value by more than  $\pm 1/2$ LSB.

Thus, for a converter connected for bipolar operation and with a full-scale range (or span) of 20V ( $\pm 10$ V operation), the minus full-scale value of  $-10$ V is 2.44mV below the first code transition ( $FFF_H$  to  $FFE_H$  at  $-9.99756$ V) and the plus full-scale value of  $+10$ V is 7.32mV above the last code transition ( $001_H$  to  $000_H$  at  $+9.99268$ V). Ideal transitions occur 1LSB (4.88mV) apart, and the  $\pm 1/2$ LSB linearity specification guarantees that no actual transition will vary from the ideal by more than 2.44mV. The LSB weights, transition values, and code definitions for each possible ADC804 analog input signal range are described in Table I.

### CODE WIDTH (QUANTUM)

Code width (or quantum) is defined as the range of analog input values for which a given output code will occur. The ideal code width is 1LSB, which for 12-bit operation with a 20V span is equal to 4.88mV. Refer to Table I for LSB values for other ADC804 input ranges.

### DIFFERENTIAL LINEARITY ERROR AND NO MISSING CODES

Differential linearity error is a definition of the difference between an ideal 1LSB code width (quantum) and the actual code width. A specification which guarantees no missing codes requires that every code combination appear in a monotonically increasing sequence as the analog input is increased throughout the range, requiring that every input quantum must have a finite width. If an input quantum has a value of zero (a differential linearity error of  $-1$ LSB), a missing code will occur but the converter may still be monotonic. Thus, no missing codes represent a more stringent definition of performance than does monotonicity. The ADC804BH is guaranteed to have no missing codes to 12-bit resolution over its full specification temperature range of  $-25^\circ\text{C}$  to  $+85^\circ\text{C}$ , and the ADC804SH displays no missing codes over the temperature range of  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ .

### QUANTIZATION UNCERTAINTY

Analog-to-digital converters have an inherent quantization error of  $\pm 1/2$ LSB. This error is a fundamental property of the quantization process and cannot be eliminated.

TABLE I. Input Voltages, Transition Values, LSB Values, and Code Definitions.

Binary (BIN) Output	Input Voltage Range and LSB Values					
Analog Input Voltage Range	Defined As:	$\pm 10$ V	$\pm 5$ V	$\pm 2.5$ V	0 to $+10$ V	0 to $+5$ V
Code Designation		COB*	COB*	COB*	CSB**	CSB**
One Least Significant Bit (LSB)	FSR/ $2^n$ $n = 12$	$20\text{V}/2^n$ 4.88mV	$10\text{V}/2^n$ 2.44mV	$5\text{V}/2^n$ 1.22mV	$10\text{V}/2^n$ 2.44mV	$5\text{V}/2^n$ 1.22mV
Transition Values MSB LSB $001_H$ to $000_H$ , $800_H$ to $7FF_H$ , $FFF_H$ to $FFE_H$	+Full Scale Mid Scale -Full Scale	$+10\text{V} - 3/2\text{LSB}$ 0 $-10\text{V} + 1/2\text{LSB}$	$+5\text{V} - 3/2\text{LSB}$ 0 $-5\text{V} + 1/2\text{LSB}$	$+2.5\text{V} - 3/2\text{LSB}$ 0 $-2.5\text{V} + 1/2\text{LSB}$	$+10\text{V} - 3/2\text{LSB}$ $+5\text{V}$ $0 + 1/2\text{LSB}$	$+5\text{V} - 3/2\text{LSB}$ $+2.5\text{V}$ $0 + 1/2\text{LSB}$

\*COB = Complementary Offset Binary \*\*CSB = Complementary Straight Binary

### UNIPOLAR OFFSET ERROR

An ADC804 connected for unipolar operation has an analog input range of 0V to plus full scale. The first output code transition should occur at an analog input value  $1/2$ LSB above 0V. Unipolar offset error is defined as the deviation of the actual transition value from the ideal value, and is applicable only to converters operating in the unipolar mode.

### BIPOLAR OFFSET ERROR

A/D converter specifications have historically defined bipolar offset at the first transition value above the minus full-scale value. The ADC804 follows this convention. Thus, bipolar offset error for the ADC804 is defined as the deviation of the actual transition value from the ideal transition value located  $1/2$ LSB above minus full scale.

### GAIN ERROR

The last output code transition ( $001_H$  to  $000_H$ ) occurs for an analog input value  $3/2$ LSB below the nominal plus full-scale value. Gain error is the deviation of the actual analog value at the last transition point from the ideal value.

### ACCURACY DRIFT VS TEMPERATURE

The temperature coefficients for gain, unipolar offset, and bipolar offset specify the maximum change from the actual  $25^\circ\text{C}$  value to the value at the extremes of the specification range. The temperature coefficient applies independently to the two halves of the temperature range above and below  $+25^\circ\text{C}$ .

### POWER SUPPLY SENSITIVITY

Electrical specifications for the ADC804 assume the application of the rated power supply voltages of  $+5$ V and  $\pm 12$ V or  $\pm 15$ V. The major effect of power supply voltage deviations from the rated values will be a small change in the plus full-scale value. This change, of course, results in a proportional change in all code transition values (i.e. a gain error). The specification describes the maximum change in the plus full-scale value from the initial value for independent changes in each power supply voltage.

## TIMING CONSIDERATIONS

Timing relationships of the ADC804 are shown in Figure 2. It should be noted that although the convert command pulse width must be between 100nsec and 1.2 $\mu$ sec to obtain the specified conversion time with internal clock, the ADC804 will accept longer convert commands with no loss of accuracy, assuming that the




FIGURE 2. ADC804 Timing Diagram (normal values at +25°C with internal clock).

analog input signal is stable. In this situation, the actual indicated conversion time (during which status is high) for 12-bit operation will be equal to approximately 600nsec less than the sum of the factory-set conversion time and the length of the convert command. The code returned by the converter at the end of the conversion will accurately represent the analog input to the converter at the time the convert command returns to the low state. In addition, although the initial state of the converter will be indeterminate when power is first applied, it is designed to time-out and be ready to accept a convert command within approximately 15 $\mu$ sec after power-up, provided that either an external clock source is present or the internal clock is not inhibited.

During conversion, the decision as to the proper state of any bit (bit "n") is made on the rising edge of clock pulse "n + 1". Thus, a complete conversion requires 13 clock pulses with the status output dropping from logic "1" to logic "0" shortly after the rising edge of the thirteenth clock pulse. A new conversion may not be initiated until 50nsec after the fall of the thirteenth clock pulse. Additional convert commands applied during conversion will be ignored.

## DEFINITION OF DIGITAL CODES

Two binary codes are available on the serial output of the ADC804, complementary straight binary (CSB) for unipolar input signal ranges, and complementary offset binary (COB) for bipolar input ranges. Both are complementary codes, meaning that logic "0" is true. Serial data is available only during conversion and appears

with the most significant bit (MSB) occurring first. The serial data is synchronous with the internal clock as shown in the timing diagram of Figure 2. All clock pulses available from the ADC804 have a nominal pulse width of 550nsec to facilitate transfer of the serial data into external logic devices without external shaping.

## LAYOUT AND OPERATING INSTRUCTIONS

### LAYOUT PRECAUTIONS

Analog and digital commons are not connected together internally in the ADC804 but should be connected together as close to the unit as possible, preferably to an analog common ground plane beneath the converter. If these common lines must be run separately, use a wide conductor pattern and a 0.01 $\mu$ F to 0.1 $\mu$ F nonpolarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog input lines and digital lines should be minimized by careful layout. For instance, if the lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common. If external gain and offset potentiometers are used, the potentiometers and associated resistors should be located as close to the ADC804 as possible.

### POWER SUPPLY DECOUPLING

The power supplies should be bypassed with 1 $\mu$ F to 10 $\mu$ F tantalum bypass capacitors located close to the converter to obtain noise-free operation. Noise on the power supply lines can degrade the converter's performance. Noise and spikes from a switching power supply are especially troublesome.

### ANALOG SIGNAL SOURCE IMPEDANCE

The signal source supplying the analog input signal to the ADC804 will be driving into a nominal DC input impedance of 2.5k $\Omega$  to 10k $\Omega$ . However, the output impedance of the driving source should be very low, such as the output impedance provided by a wideband, fast-settling operational amplifier. Transients in A/D input current are caused by the changes in output current of the internal D/A converter as it tests the various bits. The output voltage of the driving source must remain constant while furnishing these fast current changes. If the application requires a sample/hold, select a sample/hold with sufficient bandwidth to preserve the accuracy or use a separate wideband buffer amplifier to lower the output impedance.

### INPUT SCALING

The ADC804 offers five standard input ranges: 0V to +5V, 0V to +10V,  $\pm$ 2.5V,  $\pm$ 5V, and  $\pm$ 10V. The input range should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the converter. Select the appropriate



input range as indicated by Table II. The input circuit architecture is illustrated in Figure 3. Use of external padding resistors to modify the factory-set input ranges (such as addition of a small external input resistor to change the 10V range to a 10.24V range) will require matching of the external fixed resistor values to individual devices, due to the large tolerance of the internal input resistors. Alternatively, the gain range of the converter may be easily increased a small amount by use of a low temperature coefficient potentiometer in series with the analog input signal or by decreasing the value of the gain adjust series resistor in Figure 6.

TABLE II. ADC804 Input Scaling Connections.

Input Signal Range	Output Code	Connect Pin 8 To Pin	Connect Pin 10 To	Connect Input Signal To
±10V	COB	7	Input Signal	10
±5V	COB	7	Open	9
±2.5V	COB	7	Pin 7	9
0 to +5V	CSB	11	Pin 7	9
0 to +10V	CSB	11	Open	9




FIGURE 3. ACD804 Input Scaling Circuit.

### REPLACEMENT OF ADC80

As illustrated in Figure 4, a circuit board configured for use of the ADC80 serial output capability may be very easily adapted to also use the ADC804, or to achieve space savings due to the smaller package of the ADC804. The pin assignments of the ADC804 have been chosen to allow it to fit neatly into one corner of the ADC80




FIGURE 4. Adapting an ADC80 Layout for ADC804.

layout. When replacing ADC80 with ADC804, a board space improvement of approximately 1.25 square inches (8.06cm<sup>2</sup>) is obtained.

### CALIBRATION

#### Optional External Gain and Offset Adjustments

Gain and offset errors may be trimmed to zero using external offset and gain trim potentiometers connected to the ADC804 as shown in Figures 5 and 6 for both unipolar and bipolar operation. Multiturn potentiometers with 100ppm/°C or better TCR are recommended for minimum drift over temperature and time. These potentiometers may be of any value between 10kΩ and 100kΩ. All fixed resistors should be 20% carbon or better. Although not necessary in some applications, pin 12 (Gain Adjust) should be preferably bypassed with a 0.01μF nonpolarized capacitor to analog common to minimize noise pickup at this high impedance point, even if no external adjustment is required.




FIGURE 5. Two Methods of Connecting Optional Offset Adjust.




FIGURE 6. Two Methods of Connecting Optional Gain Adjust.

#### Adjustment Procedure

**OFFSET**—Connect the offset potentiometer as shown in Figure 5. Set the input voltage to the nominal zero or minus full-scale voltage plus 1/2LSB. For example, referring to Table I, this value is  $-10V + 2.44mV$  or  $-9.99756V$  for the  $-10V$  to  $+10V$  range.

With the input voltage set as above, adjust the offset potentiometer until an output code is obtained which is alternating between FFE<sub>H</sub> and FFF<sub>H</sub> with approximately 50% occurrence of each of the two codes. In other words, the potentiometer is adjusted until bit 12 (the LSB) indicates a true (logic "0") condition approximately half the time.

**GAIN**—Connect the gain adjust potentiometer as shown in Figure 6. Set the input voltage to the nominal plus full-scale value minus 3/2LSB. Once again referring to Table I, this value is  $+10V - 7.32mV$  or  $+9.99268V$  for the  $-10V$  to  $+10V$  range. Adjust the gain potentiometer until the output code is alternating between  $000_H$  and  $001_H$  with an approximate 50% duty cycle. As in the case of offset adjustment, this procedure sets the converter end-point transition to a precisely known value.

### CLOCK OPTIONS

The ADC804 is extremely versatile in that it can be operated with either internal or external clock. Thus, use of an available system clock enables synchronization of the converter to the rest of the system to optimize performance in a noisy environment.

When operating with the internal clock, pin 15 (external clock input) and pin 16 (clock inhibit) may be left unconnected. No external pull-ups are required due to the inclusion of pull-up resistors in the ADC804. Pin 16 (clock inhibit) must be grounded for use with an external clock, which is applied to pin 15.

See Figures 7 through 10 for diagrams to implement the various clock options.




FIGURE 7. Internal Clock—Normal Operating Mode. (Conversion initiated by the rising edge of the convert command. The internal clock runs only during conversion.)

### ENVIRONMENTAL SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials, and fabrication of the device—it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown Q models




FIGURE 8. Continuous External Clock. (Conversion initiated by rising edge of convert command. The convert command must be synchronized with clock.)




FIGURE 9. Continuous Conversion with external Clock. (Conversion is initiated by 14th clock pulse. Clock runs continuously.)




FIGURE 10. Continuous Conversion with 200nsec between Conversions Using Internal Clock. (Circuit insures that the conversion process will start when power is applied.)

are environmentally-screened versions of our standard industrial products, designed to provide enhanced reliability. The screening illustrated in Table III is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient method of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD-883.

TABLE III. Screening Flow for ADC804xHQ

Screen	MIL-STD-883 Method, Condition	Screening Level
Internal Visual	Burr-Brown QC4118	
High Temperature Storage (Stabilization Bake)	1008, C	24 hour, +150°C
Temperature Cycling	1010, C	10 cycles, -65°C to +150°C
Constant Acceleration	2001, A	5000 G
Electrical Test	Burr-Brown test procedure	
Burn-in	1015, B	160 hour, +125°C, steady-state
Hermeticity: Fine Leak Gross Leak	1014, A1 or A2 1014, C	$5 \times 10^{-7}$ atm cc/sec bubble test only, preconditioning omitted
Final Electrical	Burr-Brown test procedure	
Final Drift	Burr-Brown test procedure	
External Visual	Burr-Brown QC4118	

**THIS PAGE INTENTIONALLY LEFT BLANK**



**PCM75**  
DESIGNED FOR AUDIO

## 16-Bit Hybrid ANALOG-TO-DIGITAL CONVERTER

### FEATURES


- 16-BIT RESOLUTION
- 90dB DYNAMIC RANGE
- 0.004% THD (FS Input, 16 Bits)
- 0.02% MAX THD (-15dB, 16 Bits)
- 17 $\mu$ s MAX CONVERSION TIME (16 Bits)
- 15 $\mu$ s MAX CONVERSION TIME (14 Bits)
- 10 $\mu$ s CONVERSION TIME (Reduced Specs)
- EIAJ STC-007-COMPATIBLE

### DESCRIPTION

The PCM75 is a low cost, high quality, 16-bit successive approximation analog-to-digital converter. The PCM75 uses state-of-the-art IC and laser-trimmed thin-film components and is packaged in a bottom-brazed ceramic 32-pin dual-in-line package. The converter is complete with internal reference and clock.

The PCM75 is designed for PCM audio applications and is compatible with EIAJ STC-007 specifications.

The conversion time can be reduced from 15 $\mu$ s to 10 $\mu$ s with some increase in distortion. Distortion is specified on the data sheet to assure performance in critical audio applications.



# SPECIFICATIONS

## ELECTRICAL

At 25°C and rated power supplies unless otherwise noted.

MODEL	PCM75KG			PCM76JG			UNITS	
	MIN	TYP	MAX	MIN	TYP	MAX		
<b>RESOLUTION</b>			16			*	Bits	
<b>DYNAMIC RANGE<sup>(1)</sup></b>		90			*		dB	
<b>INPUT</b>								
<b>ANALOG</b> Voltage Ranges, Bipolar Impedance (Direct Input) 0 to +5V, ±2.5V 0 to +10V, ±5V 0 to +20V, ±10V		±2.5, ±5, ±10 2.5 5 10			*		V kΩ kΩ kΩ	
<b>DIGITAL<sup>(2)</sup></b> Convert Command Logic Loading		Positive pulse 50ns wide (min) trailing edge ("1" to "0" initiates conversion)						TTL Load
<b>TRANSFER CHARACTERISTICS</b>								
<b>ACCURACY</b> Gain Error Offset Error, Bipolar Differential Linearity Error (major carry) Inherent Quantization Error		±0.1 <sup>(3)</sup> ±0.1 <sup>(3)</sup> ±0.0015 ±1/2			*	*	% % of FSR <sup>(4)</sup> % of FSR LSB	
<b>TOTAL HARMONIC DISTORTION<sup>(1)</sup></b> V <sub>IN</sub> = ±FS at f = 400Hz 14-Bit Resolution 16-Bit Resolution V <sub>IN</sub> = -15dB at f = 400Hz 14-Bit Resolution 16-Bit Resolution		0.006 0.004 0.025 0.015	0.02		0.008 0.006 0.03 0.021	0.05	% % % %	
<b>POWER SUPPLY SENSITIVITY</b> ±15VDC +5VDC		0.003 0.001			*	*	% of FSR/%V <sub>S</sub> % of FSR/%V <sub>S</sub>	
<b>CONVERSION TIME<sup>(5)</sup></b> 14 Bits 16 Bits			15 17			*	μs μs	
<b>WARM-UP TIME</b>	5						min	
<b>DRIFT</b> Gain Offset, Bipolar			±20 ±15			*	ppm/°C ppm of FSR/°C	
<b>OUTPUT</b>								
<b>DIGITAL</b> (all codes complementary) Parallel Bipolar Output Codes <sup>(6)</sup> Output Drive Serial Data Code (NRZ) Output Drive Status Status Output Drive Internal Clock: Output Drive Frequency <sup>(6)</sup>	2 2 2 2 2 2	COB, CTC <sup>(7)</sup> CSB, COB Logic "1" during conversion	2		*	*	TTL Loads TTL Loads TTL Loads TTL Loads kHz	
<b>POWER SUPPLY REQUIREMENTS</b>								
Power Consumption Rated Voltage: Analog Digital Supply Drain: +15VDC -15VDC +5VDC	±14.5 +4.75	0.525 ±15 +5 +14 -17 +10	±15.5 +5.25	*	*	*	W VDC VDC mA mA mA	
<b>TEMPERATURE RANGE</b>								
Specification Operating (derated specs) Storage	0 -25 -55		+70 +85 +100	*	*	*	°C °C °C	

\*Specification same as PCM75KG.

NOTES: (1) The measurement of total harmonic distortion (THD) and Dynamic Range is highly dependent on the characteristics of the sample/hold amplifier, the digital-to-analog converter, the deglitcher, and the low-pass filter. To accurately measure THD and Dynamic Range, the accuracy of each device should be better than 16-bit accuracy. A block diagram showing the measurement technique Burr-Brown uses is shown in Figure 6. (2) DTL/TTL compatible, i.e., Logic "0" = 0.8V max. Logic "1" = 2.0V min for inputs. For digital outputs Logic "0" = +0.4V max. Logic "1" = 2.4V min. (3) Adjustable to zero. (see "Optional External Gain and Offset Adjustment.") (4) FSR means Full Scale Range. For example, unit connected for  $\pm 10V$  range has 20V FSR. (5) Conversion time may be shortened with "Short Cycle" set for lower resolution and with use of Clock Rate Control. See "Additional Optional Connections" section. The Clock Rate Control (pin 23) should be connected to Digital Common for specified max conversion time. Short Cycle (pin 32) should be left open for 16-bit resolution or connected to the  $n + 1$  digital output for  $n$ -bit resolution. For example, connect Short Cycle to bit 15 (pin 15) for 14-bit resolution. (6) See Table I. CSB—Complementary Straight Binary, COB—Complementary Offset Binary, CTC—Complementary Two's Complement. (7) CTC coding obtained by inverting MSB (pin 1). (8) Adjustable with Clock Rate Control from approximately 933kHz to 1.4MHz. See Figures 14 and 15 and Table III.

## MECHANICAL


Pin numbers shown for reference only. Numbers may not be marked on package.

CASE: Ceramic  
MATING CONNECTOR:  
2302MC  
WEIGHT: 13 grams (0.46oz.)  
HERMETICITY:  
Conforms to method 1014 condition C step 1 (fluorocarbon) of MIL-STD-883 (gross leak).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.678	1.712	42.62	43.48
B	1.079	1.101	27.41	27.97
C	.180	.210	4.57	5.33
D	.016	.020	.41	.51
F	.045	.055	1.14	1.40
G	100 BASIC		2.54 BASIC	
H	.089	.106	2.26	2.69
J	.009	.012	.23	.30
K	.200	.210	5.08	5.33
L	900 BASIC		22.86 BASIC	
N	.015	.035	.38	.89

LEADS IN TRUE POSITION WITHIN .010  
(.25 MM) R @ MMC AT SEATING PLANE

## CONNECTION DIAGRAM



## THEORY OF OPERATION

The accuracy of a successive-approximation A/D converter is described by the transfer function shown in Figure 1. All successive-approximation A/D converters have an inherent Quantization Error  $\pm 1/2LSB$ . The remaining errors in the A/D converters are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, power supply rejection, and reference errors. In summary, these errors consist of initial errors including Gain,

Offset, Linearity, Differential Linearity, and Power Supply Sensitivity. Initial Gain and Offset errors may be adjusted to zero. Gain drift over temperature rotates the line (Figure 1) about the zero or minus full scale point (all bits Off), and Offset drift shifts the line left or right over the operating temperature range. Total Harmonic Distortion (THD) is a measure of the magnitude and distribution of the Linearity Error, Differential Linearity Error, and Noise, as well as Quantization Error, that is useful in Audio Applications. To be useful, THD should be specified for both high level and low level input

signals. This error is unadjustable and is the most meaningful indicator of A/D converter accuracy for Audio Applications. The resolution of an A/D converter can be expressed in terms of Dynamic Range. The Dynamic Range is a measure of the ratio of the smallest signals the converter can resolve to the full scale range and is usually expressed in decibels (dB). The theoretical dynamic range of a converter is approximately  $6 \times n$ , where  $n$  is the number of bits of resolution, or 96dB for a 16-bit converter. The actual or useful dynamic range is limited by noise and linearity errors and is therefore somewhat less than the theoretical limit.




FIGURE 1. Input vs Output for an Ideal Bipolar A/D Converter.

### TIMING CONSIDERATIONS

The timing diagram in Figure 2 assumes an analog input such that the positive true digital word 1001 1000 1001 0110 exists. The output will be complementary as shown in Figure 2 (0110 0111 0110 1001 is the digital output). Figures 3 and 4 are timing diagrams showing the relationship of serial data to clock and valid data to status.

### DEFINITION OF DIGITAL CODES

#### Parallel Data

Two binary codes are available on the PCM75 parallel output; they are complementary (logic "0" is true) straight binary (CSB) for unipolar input signal ranges and complementary offset binary (COB) for bipolar input signal ranges. Complementary two's complement (CTC) may be obtained by inverting MSB (pin1).

Table I shows the LSB, transition values, and code definitions for each possible analog input signal range for 14-, 15- and 16-bit resolutions. Figure 5 shows the connections for 14-bit resolution, parallel data output, with  $\pm 5V$  input.

#### Serial Data

Two straight binary (complementary) codes are available on the serial output line; they are CSB and COB. The serial data is available only during conversion and appears with MSB occurring first. The serial data is synchronous with the internal clock as shown in the timing diagram of Figure 2. The LSB and transition values shown in Table I also apply to the serial data output except for the CTC code.




FIGURE 2. Timing Diagram.






FIGURE 3. Timing Relationship of Serial Data to Clock.




FIGURE 4. Timing Relationship of Valid Data to Status.




FIGURE 5. PCM75 Connections for:  $\pm 5V$  Audio Input, 14-Bit Resolution (Short-Cycled), Parallel Data Output.

TABLE I. Input Voltages, Transition Values, LSB Values, and Code Definitions.

Binary (BIN) Output	INPUT VOLTAGE RANGE AND LSB VALUES						
	Defined As:	$\pm 10V$	$\pm 5V$	$\pm 2.5V$	0 to +10V	0 to +5V	0 to +20V
Code Designation		COB <sup>(1)</sup> or CTC <sup>(2)</sup>	COB <sup>(1)</sup> or CTC <sup>(2)</sup>	COB <sup>(1)</sup> or CTC <sup>(2)</sup>	CSB <sup>(3)</sup>	CSB <sup>(3)</sup>	CSB <sup>(3)</sup>
One Least Significant Bit (LSB)	$\frac{FSR}{2^n}$	$\frac{20V}{2^n}$	$\frac{10V}{2^n}$	$\frac{5V}{2^n}$	$\frac{10V}{2^n}$	$\frac{5V}{2^n}$	$\frac{20V}{2^n}$
	n = 16	305µV	153µV	77µV	153µV	77µV	305µV
	n = 15	610µV	305µV	153µV	305µV	153µV	610µV
	n = 14	1.22mV	610µV	305µV	6.0µV	305µV	1.22mV
Transition Values MSB LSB 000...000 <sup>(4)</sup> 011...111 111...110	+Full Scale Mid Scale -Full Scale	+10V -3/2LSB 0 -10V +1/2LSB	+5V -3/2LSB 0 -5V +1/2LSB	+2.5V -3/2LSB 0 -2.5V +1/2LSB	+10V -3/2LSB +5V 0 +1/2LSB	+5V -3/2LSB +2.5V 0 +1/2LSB	+20V -3/2LSB +10V 0 +1/2LSB
		(1) COB = Complementary Offset Binary (2) CTC = Complementary Two's Complement - obtained by inverting the most significant bit. MSB (pin 1).		(3) CSB = Complementary Straight Binary (4) Voltages given are the nominal value for transition to the code specified.			

## DISCUSSION OF SPECIFICATIONS

The PCM75 is specified to provide critical performance criteria for a wide variety of applications. The most critical specifications for an A/D converter in audio applications are total harmonic distortion, drift, gain and offset errors, and conversion time effects on accuracy. The ADC is factory-trimmed and tested for all critical key specifications.

### CONVERT COMMAND CONSIDERATIONS

Convert command resets the converter whenever taken high. This insures a valid conversion on the first conversion after power-up.

Convert command must stay low during a conversion unless it is desired to reset the converter during a conversion.

### GAIN AND OFFSET ERROR

Initial Gain and Offset errors are factory trimmed to typically  $\pm 0.1\%$  of FSR (typically  $\pm 0.05\%$  for unipolar offset) at  $25^\circ\text{C}$ . These errors may be trimmed to zero by connecting external trim potentiometers as shown in Figures 12 and 13.

### POWER SUPPLY SENSITIVITY

Changes in the DC power supplies will affect accuracy. The PCM75 power supply sensitivity is specified for  $\pm 0.003\%$  of FSR/ $\%V$ , for  $\pm 15\text{VDC}$  supplies and  $\pm 0.0015\%$  of FSR/ $\%V$ , for  $+5\text{VDC}$  supplies. Normally, regulated power supplies with  $1\%$  or less ripple are recommended for use with this ADC. See Layout Precautions, Power Supply Decoupling, and Figure 9.

## TOTAL HARMONIC DISTORTION

The Total Harmonic Distortion (THD) is defined as the ratio of the square root of the sum of the squares of the value of the rms harmonics to the value of the rms fundamental and is expressed in percent or dB. A block diagram of the test circuit used to measure the THD of the PCM75 is shown in Figure 6 along with a timing diagram for the control logic. If we assume that the error due to the test circuit is negligible, then the rms value of the PCM75 error referred to the input can be shown to be

$$\epsilon_{rms} = \sqrt{\frac{1}{N} \sum_{i=1}^N [E_L(i) + E_Q(i)]^2}$$

where  $N$  is the number of samples,  $E_L(i)$  is the linearity error of the PCM75 at each sampling point, and  $E_Q(i)$  is the quantization error at each sampling point. The THD can then be expressed as

$$\text{THD} = \frac{\epsilon_{rms}}{E_{rms}} = \frac{\sqrt{\frac{1}{N} \sum_{i=1}^N [E_L(i) + E_Q(i)]^2}}{E_{rms}} \times 100\%$$

This expression indicates that there is a correlation between the THD and the square root of the sum of the squares of the linearity errors at each digital word of interest. However, this expression does not mean that the worst-case linearity error of the A/D is directly correlated to the THD because the digital output words from the A/D vary according to the amplitude and frequency of the sine wave input as well as the sampling frequency.

For the PCM75 the test sampling period was chosen to be  $22.7\mu\text{s}$ , which is compatible with the EIAJ STC-007 specification for PCM audio. The test frequency is  $400\text{Hz}$  and the amplitude of the input signal is  $0\text{dB}$  (full scale) and  $-15\text{dB}$ .




FIGURE 6. Block Diagram of Distortion Test Circuit.

## ACCURACY VS CONVERSION TIME

Figures 16 and 17 show the relationship of THD vs input voltage level for the PCM75 with both 14-bit and 16-bit resolution. Notice that the distortion level is reduced by increasing the resolution from 14 to 16 bits due to the reduced quantization error.




FIGURE 7. Schematic of Sample/Hold Amplifier.




FIGURE 8. Control Logic Timing for PCM75 Distortion Test Circuit.

## LAYOUT AND OPERATING INSTRUCTIONS

### LAYOUT PRECAUTIONS

Analog and Digital Common are not connected internally in the PCM75 but should be connected together as close to the unit as possible, preferably to a large plane under the ADC. If these grounds must be run separately, use wide conductor pattern and a 0.01μF to 0.1μF nonpolarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog inputs and digital lines should be minimized by careful layout. The comparator input (pin 27) is extremely sensitive to noise. Any connection to this point should be as short as possible and shielded by Analog Common or ±15VDC supply patterns.

## POWER SUPPLY DECOUPLING

The power supplies should be bypassed with tantalum or electrolytic capacitors as shown in Figure 9 to obtain noise free operation. These capacitors should be located close to the ADC. Bypass the 1μF electrolytic type capacitors with 0.01μF ceramic capacitors for improved high frequency performance.




FIGURE 9. Recommended Power Supply Decoupling.

## INPUT SCALING

The analog input should be scaled as close to the maximum input signal range as possible in order to utilize the maximum input resolution of the A/D converter. Connect the input signal as shown in Table II. See Figure 10 for circuit details.

TABLE II. PCM75 Input Scaling Connections.

Input Signal Range	Output Code	Connect Pin 26 To Pin	Connect Pin 24 To	Connect Input Signal To Pin
±10V	COB or CTC*	27	Input Sig.	24
±5V	COB or CTC*	27	Open	25
±2.5V	COB or CTC*	27	Pin 27	25
0 to +5V	CSB	22	Pin 27	25
0 to +10V	CSB	22	Open	25
0 to +20V	CSB	22	Input Sig.	24

\*Obtained by inverting MSB (pin 1).




FIGURE 10. PCM75 Input Scaling Circuit.

## INPUT IMPEDANCE

The input signal to the PCM75 should come from a low impedance source, such as the output of an op amp, to avoid any errors due to the relatively low input impedance of the PCM75.

If this impedance is not low, a buffer amplifier should be added between the input signal and the direct input to the PCM75 as shown in Figure 11.




FIGURE 11. Buffer Amplifier for PCM75 Input.

### OPTIONAL EXTERNAL GAIN AND OFFSET ADJUSTMENTS

Gain and Offset errors may be trimmed to zero using external gain and offset trim potentiometers connected to the ADC as shown in Figures 12 and 13. Multiturn potentiometers with 100ppm/°C or better TCRs are recommended for minimum drift over temperature and time. These pots may be any value from 10kΩ to 100kΩ. All resistors should be 20% carbon or better. Pin 29 (Gain Adjust) and pin 27 (Offset Adjust) may be left open if no external adjustment is required; however, pin 29 should always be bypassed with 0.01μF to Audio Common.

### ADJUSTMENT PROCEDURE

**OFFSET**—Connect the Offset potentiometer (make sure  $R_1$  is as close to pin 27 as possible) as shown in Figure 12. Sweep the input through the end point transition voltage that should cause an output transition to all bits off ( $E_{IN}^{OFF}$ ).

Adjust the Offset potentiometer until the actual end point transition voltage occurs at  $E_{IN}^{OFF}$ . The ideal transition voltage values of the input are given in Table I.




FIGURE 12. Two Methods of Connecting Optional Offset Adjust.

**GAIN**—Connect the Gain adjust potentiometer as shown in Figure 13. Sweep the input through the end point transition voltage that should cause an output transition to all bits on ( $E_{IN}^{ON}$ ). Adjust the Gain potentiometer until the actual end point transition voltage occurs at  $E_{IN}^{ON}$ . Table I details the transition voltage levels required.




FIGURE 13. Connecting Optional Gain Adjust.

### OUTPUT DRIVE

Normally all PCM75 logic outputs will drive two standard TTL loads; however, if long digital lines must be driven, external logic buffers are recommended.

### ADDITIONAL OPTIONAL CONNECTIONS

The PCM75 may be operated with faster conversion times for resolutions less than 14 bits, if a higher THD is acceptable, by connecting Short Cycle (pin 32) as shown in Table III. Typical conversion times for the resolution and connections are indicated.

TABLE III. Short Cycle Connections for 14- to 16-Bit Resolutions.

Resolution (Bits)	16	15	14
Connect Pin 32 to	Open	Pin 16	Pin 15
Conversion Time (Typical) μsec	17	16	15

The Clock Rate pin may be connected to an external multiturn trim potentiometer with a TCR of ±100ppm/°C or less as shown in Figure 14. The typical conversion time vs the Clock Rate Control voltage is shown in Figure 15. The effect of varying the conversion time and the resolution on the total harmonic distortion is shown in Figures 16 and 17.




FIGURE 14. Clock Rate Control, Optional Fine Adjust.




FIGURE 15. Conversion Time vs Clock Rate Control Voltage.




FIGURE 16. Total Harmonic Distortion vs Conversion Time.





FIGURE 17. Total Harmonic Distortion vs Input Voltage Level.



# DIGITAL-TO-ANALOG CONVERTERS



The Burr-Brown digital-to-analog converter product line contains a broad variety of products designed to simplify your task of converting digital information to analog form. The available products provide resolutions ranging from 8 bits to 16 bits, and encompass a variety of performance features and package types engineered to meet your needs for accuracy and reliability at low cost.

These products are designed to ease the task of application. Most units are complete, requiring no external components to achieve the desired function. All the D/A converters listed in this section include an internal reference and most have an output voltage amplifier, although the line also includes current output versions carefully designed for applications requiring current outputs, such as driving displays.

For low-cost general-purpose applications, consider the pin-compatible DAC800 and DAC80. If you require high resolution and accuracy, such as in test equipment and high performance instrumentation, the DAC700 and DAC70 families provide a variety of alternatives. Need high speed? Try the ECL-compatible DAC63 or TTL-compatible DAC812. The PCM52 and PCM53 have been optimized to provide 16-bit resolution with very low total harmonic distortion, required in audio and acoustic applications. Recent additions to the line include DAC708/709 and DAC811, designed for complete microprocessor compatibility. Refer to the Selection Guide in this section for a complete listing of available products.

Whether your system requires low cost, high resolution, high speed, wide temperature range, or low drift, consider Burr-Brown—a world leader in D/A converters.

# SELECTION GUIDE

## DIGITAL-TO-ANALOG CONVERTERS FOR INDUSTRIAL APPLICATIONS

The Burr-Brown DAC80 set the world-wide standard for complete hybrid and monolithic 12-bit D/A converters used in the past 10 years. Two years ago we added the DAC811, a complete 12-bit D/A converter with reference, output op amp and microprocessor interface logic—all on a single chip.

Burr-Brown is a world leader in the design and manufacture of 16-bit resolution D/A converters. Our product line includes a wide range of circuit options and packages. DAC700 through DAC703

are complete monolithic D/A converters. DAC705 through DAC709 provide microprocessor interface logic, allowing 8- and 16-bit ports, as well as serial data input (DAC708/709).

Technical advances in design and manufacturing, plus high volume production, have pushed our 16-bit D/A family far down the learning curve. A user today needs to carefully consider the low-cost 16-bit options before designing in an 8- or 12-bit converter.

16-BIT DIGITAL-TO-ANALOG CONVERTERS											
Description	Model <sup>(1)</sup>	Resolution (Bits)	Linearity Error, max (% of FSR)	Gain Drift, max <sup>(2)</sup> (ppm/°C)	Zero Drift, max (ppm FSR/°C)	Output Ranges	Settling Time, max <sup>(3)</sup>	Temp Range <sup>(4)</sup>	Package	Page	
High Resolution, Monolithic, Industry Standard; DAC 70, 71, 72 Compatible	DAC700KH	16	±0.003	±25	±5	0 to -1mA	1/μsec	Com	24-pin DIP, Hermetic, Ceramic	6-98	
	DAC700LH	16	±0.0015	±10	±3	0 to -1mA	1/μsec	Com		6-98	
	DAC700BH, (/QM)	16	±0.003	±15	±3	0 to -1mA	1/μsec	Ind		28-term, LCC, Hermetic, Ceramic	6-98
	DAC700CH	16	±0.0015	±10	±3	0 to -1mA	1/μsec	Ind			6-98
	DAC700SH, (/QM)	16	±0.003	±15	±3	0 to -1mA	1/μsec	MIL		28-term, LCC, Hermetic, Ceramic	6-98
	DAC700BL, (/QM)	16	±0.003	±15	±3	0 to -1mA	1/μsec	Ind			6-98
	DAC700SL, (/QM)	16	±0.003	±15	±3	0 to -1mA	1/μsec	Ind	MIL	6-98	
	DAC701KH	16	±0.003	±25	±5	0 to +10V	8/μsec	Com	24-pin DIP, Hermetic, Ceramic	6-98	
	DAC701LH	16	±0.0015	±10	±3	0 to +10V	8/μsec	Com		6-98	
	DAC701BH, (/QM)	16	±0.003	±15	±3	0 to +10V	8/μsec	Ind		28-term, LCC, Hermetic, Ceramic	6-98
	DAC701CH	16	±0.0015	±10	±3	0 to +10V	8/μsec	Ind			6-98
	DAC701SH, (/QM)	16	±0.003	±15	±3	0 to +10V	8/μsec	MIL		28-term, LCC, Hermetic, Ceramic	6-98
	DAC701BL, (/QM)	16	±0.003	±15	±3	0 to +10V	8/μsec	Ind			6-98
	DAC701SL, (/QM)	16	±0.003	±15	±3	0 to +10V	8/μsec	Ind	MIL	6-98	
	DAC702JP	16	±0.006	±30	±15	±1mA	350nsec, typ	Com	24-pin DIP, Plastic	6-98	
	DAC702KP	16	±0.003	±25	±12	±1mA	1/μsec	Com		6-98	
	DAC702KH	16	±0.003	±25	±12	±1mA	1/μsec	Com		24-pin DIP, Hermetic, Ceramic	6-98
	DAC702LH	16	±0.0015	±10	±5	±1mA	1/μsec	Com			6-98
	DAC702BH, (/QM)	16	±0.003	±15	±10	±1mA	1/μsec	Ind		28-term, LCC, Hermetic, Ceramic	6-98
	DAC702CH	16	±0.0015	±10	±5	±1mA	1/μsec	Ind			6-98
	DAC702SH, (/QM)	16	±0.003	±15	±10	±1mA	1/μsec	MIL	28-term, LCC, Hermetic, Ceramic	6-98	
	DAC702BL, (/QM)	16	±0.003	±15	±10	±1mA	1/μsec	Ind		6-98	
	DAC702SL, (/QM)	16	±0.003	±15	±10	±1mA	1/μsec	MIL	6-98		
	DAC703JP	16	±0.006	±30	±15	±10V	4/μsec, typ	Com	24-pin DIP, Plastic	6-98	
DAC703KP	16	±0.003	±25	±12	±10V	8/μsec	Com	6-98			
DAC703KH	16	±0.003	±25	±12	±10V	8/μsec	Com	24-pin DIP, Hermetic, Ceramic		6-98	
DAC703LH	16	±0.0015	±10	±5	±10V	8/μsec	Com			6-98	
DAC703BH, (/QM)	16	±0.003	±15	±10	±10V	8/μsec	Ind	28-term, LCC, Hermetic, Ceramic		6-98	
DAC703CH	16	±0.0015	±10	±5	±10V	8/μsec	Ind			6-98	
DAC703SH, (/QM)	16	±0.003	±15	±10	±10V	8/μsec	MIL	28-term, LCC, Hermetic, Ceramic	6-98		
DAC703BL, (/QM)	16	±0.003	±15	±10	±10V	8/μsec	Ind		6-98		
DAC703SL, (/QM)	16	±0.003	±15	±10	±10V	8/μsec	MIL	6-98			
High Resolution, Micro-Processor Interface, 16-bit port	DAC705KH	16	±0.003	±25	±12	±5V	8/μsec	Com	28-pin DIP, Hermetic, Ceramic	6-106	
	DAC705BH, (/QM)	16	±0.003	±15	±10	±5V	8/μsec	Ind		6-106	
	DAC705SH, (/QM)	16	±0.003	±15	±10	±5V	8/μsec	MIL		6-106	
	DAC706KH	16	±0.003	±25	±12	±1mA	350nsec, typ	Com	28-pin DIP, Hermetic, Ceramic	6-106	
	DAC706BH, (/QM)	16	±0.003	±15	±10	±1mA	350nsec, typ	Ind		6-106	
	DAC706SH, (/QM)	16	±0.003	±15	±10	±1mA	350nsec, typ	MIL		6-106	
DAC707KH	16	±0.003	±25	±12	±10V	8/μsec	Com	28-pin DIP, Hermetic, Ceramic	6-106		
DAC707BH, (/QM)	16	±0.003	±15	±10	±10V	8/μsec	Ind		6-106		
DAC707SH, (/QM)	16	±0.003	±15	±10	±10V	8/μsec	MIL		6-106		
High Resolution, Micro-Processor Interface, 8-bit Port, Serial Input	DAC708KH	16	±0.003	±25	±5U, ±12B <sup>(5)</sup>	±1, -2mA	350nsec, typ	Com	24-pin DIP, Hermetic, Ceramic	6-106	
	DAC708BH, (/QM)	16	±0.003	±15	±3U, ±10B <sup>(5)</sup>	±1, -2mA	350nsec, typ	Ind		6-106	
	DAC708SH, (/QM)	16	±0.003	±15	±3U, ±10B <sup>(5)</sup>	±1, -2mA	350nsec, typ	MIL		6-106	
DAC709KH	16	±0.003	±25	±5U, ±12B <sup>(5)</sup>	±5, ±10, +10V	8/μsec	Com	24-pin DIP, Hermetic, Ceramic	6-106		
DAC709BH, (/QM)	16	±0.003	±15	±3U, ±10B <sup>(5)</sup>	±5, ±10, +10V	8/μsec	Ind		6-106		
DAC709SH, (/QM)	16	±0.003	±15	±3U, ±10B <sup>(5)</sup>	±5, ±10, +10V	8/μsec	MIL		6-106		
Motor, Control, Monolithic	DAC710KH	16	±0.003	±50	±1mA	±10V	350nsec, typ	Com	24-pin DIP, Hermetic, Ceramic	6-116	
	DAC711KH	16	DLE around BP Zero	±50	±10V	±10V	8/μsec	Com		6-116	
Monolithic Replacements for Industry Standard Hybrids	DAC71-CSB-I	16	±.003	±45	±1	0 to -2mA	1/μsec	Com	24-pin DIP, Hermetic, Ceramic	6-28	
	DAC71-COB-I	16	±.003	±45	±40	±1mA	1/μsec	Com		6-28	
	DAC71-COB-V	16	±.003	±15	±10	±10V	10/μsec	Com		6-28	
	DAC71-CSB-V	16	±.003	±15	±2	0 to +10V	10/μsec	Com		6-28	
CCD Code Hybrids	DAC71-CCD-I	4 Digit	±0.005	±45	±1	0 to -1.25mA	1/μsec	Com	24-pin DIP	6-35	
	DAC71-CCD-V	4 Digit	±0.005	±15	±1	0 to +10V	10/μsec	Com	24-pin DIP	6-35	
High Resolution, High Accuracy	DAC73J	16	±0.0015	±10 <sup>(6)</sup>	±2U, ±5B <sup>(6)</sup>	±1, -2mA ±2.5, ±5, ±10, +5, +10V	50/μsec, typ	Com	Modular	6-41	
	DAC73K	16	±0.00075	±10 <sup>(6)</sup>	±2U, ±5B <sup>(6)</sup>		50/μsec, typ	Com	Modular	6-41	
	DAC736J	16	±0.0015	±10 <sup>(6)</sup>	±2U, ±5B <sup>(6)</sup>		50/μsec, typ	Com	Modular	6-41	
	DAC736K	16	±0.00075	±10 <sup>(6)</sup>	±2U, ±5B <sup>(6)</sup>		50/μsec, typ	Com	Modular	6-41	



12-BIT DIGITAL-TO-ANALOG CONVERTERS											
Description	Model <sup>(1)</sup>	Resolution (Bits)	Linearity Error, max (% of FSR)	Gain Drift, max <sup>(2)</sup> (ppm/°C)	Zero Drift, max <sup>(2)</sup> (ppm FSR/°C)	Output Ranges	Settling Time, max <sup>(3)</sup>	Temp Range <sup>(4)</sup>	Package	Page	
Monolithic, Low Cost, Industry Standard Pinout	DAC800P-CBI-I	12	±0.012	±30	±3U, ±15B <sup>(7)</sup>	±1, -2mA ±2.5, ±5, ±10, +5, +10V	300nsec, typ	Com	24-pin DIP, Plastic	6-123	
	DAC800P-CBI-V	12	±0.012	±30	±3U, ±15B <sup>(7)</sup>		5µsec	Com		6-123	
	DAC800-CBI-I	12	±0.012	±30	±3U, ±15B <sup>(7)</sup>	±1, -2mA ±2.5, ±5, ±10, +5, +10V	300nsec, typ	Com	24-pin DIP, Hermetic, Ceramic	6-123	
	DAC800-CBI-V	12	±0.012	±30	±3U, ±15B <sup>(7)</sup>		5µsec	Com		6-123	
	DAC850-CBI-I, (/QM)	12	±0.012	±20	±3U, ±10B <sup>(7)</sup>	±1, -2mA ±2.5, ±5, ±10, +5, +10V	300nsec, typ	Ind	24-pin DIP, Hermetic, Ceramic	6-144	
	DAC850-CBI-V, (/QM)	12	±0.012	±20	±3U, ±10B <sup>(7)</sup>		5µsec	Ind		6-144	
	DAC850BL-I, (/QM)	12	±0.012	±20	±3U, ±10B <sup>(7)</sup>	±1, -2mA ±2.5, ±5, ±10, +5, +10V	300nsec, typ	Ind	28-term LCC, Hermetic, Ceramic	6-144	
	DAC850BL-V, (/QM)	12	±0.012	±20	±3U, ±10B <sup>(7)</sup>		5µsec	Ind		6-144	
	DAC851-CBI-I, (/QM)	12	±0.012	±25	±3U, ±15B <sup>(7)</sup>	±1, -2mA ±2.5, ±5, ±10, +5, +10V	300nsec, typ	MIL	24-pin DIP, Hermetic, Ceramic	6-144	
	DAC851-CBI-V, (/QM)	12	±0.012	±25	±3U, ±15B <sup>(7)</sup>		5µsec	MIL		6-144	
	DAC851SL-I, (/QM)	12	±0.012	±25	±3U, ±15B <sup>(7)</sup>	±1, -2mA ±2.5, ±5, ±10, +5, +10V	300nsec, typ	MIL	28-term LCC, Hermetic, Ceramic	6-144	
	DAC851SL-V, (/QM)	12	±0.012	±25	±3U, ±15B <sup>(7)</sup>		5µsec	MIL		6-144	
Monolithic, Micro-Processor Interface, Low Cost	DAC811JP	12	±0.012	±30	±10U, ±10B <sup>(8)</sup>	±5, ±10, +10 ±5, ±10, +10	4µsec	Com	28-pin DIP, Plastic	6-130	
	DAC811KP	12	±0.006	±20	±7U, ±7B <sup>(8)</sup>		4µsec	Com		6-130	
	DAC811AH, (/QM)	12	±0.012	±30	±10U, ±10B <sup>(8)</sup>	±5, ±10, +10 ±5, ±10, +10	4µsec	Ind	28-pin DIP, Hermetic, Ceramic	6-130	
	DAC811BH, (/QM)	12	±0.006	±20	±7U, ±7B <sup>(8)</sup>		4µsec	Ind		6-130	
	DAC811RH, (/QM)	12	±0.012	±30	±10U, ±10B <sup>(8)</sup>	±5, ±10, +10 ±5, ±10, +10	4µsec	MIL	28-term LCC, Hermetic, Ceramic	6-130	
	DAC811SH, (/QM)	12	±0.006	±20	±7U, ±7B <sup>(8)</sup>		4µsec	MIL		6-130	
	DAC811AL, (/QM)	12	±0.012	±30	±10U, ±10B <sup>(8)</sup>	±5, ±10, +10 ±5, ±10, +10	4µsec	Ind	28-term LCC, Hermetic, Ceramic	6-130	
	DAC811BL, (/QM)	12	±0.006	±20	±7U, ±7B <sup>(8)</sup>		4µsec	Ind		6-130	
	DAC811RL, (/QM)	12	±0.012	±30	±10U, ±10B <sup>(8)</sup>	±5, ±10, +10 ±5, ±10, +10	4µsec	MIL	28-term LCC, Hermetic, Ceramic	6-130	
	DAC811SL, (/QM)	12	±0.006	±20	±7U, ±7B <sup>(8)</sup>		4µsec	MIL		6-130	
	Industry Standard DAC80	DAC80-CBI-I	12	±0.012	±30	±3U, ±15B <sup>(7)</sup>	±1, -2mA ±2.5, ±5, ±10, +5, +10V	300nsec, typ	Com	24-pin DIP, Hermetic, Ceramic	6-64
		DAC80-CBI-V	12	±0.012	±30	±3U, ±15B <sup>(7)</sup>		3µsec, typ	Com		6-64
Monolithic DAC80P	DAC80P-CBI-I	12	±0.012	±30	±3U, ±15B <sup>(7)</sup>	±1, -2mA ±2.5, ±5, ±10, +5, +10V	300nsec, typ	Com	24-pin DIP, Plastic	6-64	
	DAC80P-CBI-V	12	±0.012	±30	±3U, ±15B <sup>(7)</sup>		3µsec, typ	Com		6-64	
DAC80 with Decimal Coding	DAC80-CCD-I	3 Digit	±0.025	±30	±3U, ±15B <sup>(7)</sup>	0 to -2mA 0 to +10V	300nsec, typ	Com	24-pin DIP, Ceramic	6-72	
	DAC80-CCD-V	3 Digit	±0.025	±30	±3U, ±15B <sup>(7)</sup>		5µsec, typ	Com		6-72	
Industry Standard DAC85 Monolithic	DAC85H-CBI-I, (QM)	12	±0.012	±20	±3U, ±10B <sup>(7)</sup>	±1, -2mA ±2.5, ±5, ±10, +5, +10V	300nsec, typ	Ind	24-pin DIP, Hermetic, Ceramic	6-85	
	DAC85H-CBI-V, (QM)	12	±0.012	±20	±3U, ±10B <sup>(7)</sup>		3µsec, typ	Ind		6-85	
	DAC85L-V, (QM)	12	±0.012	±20	±3U, ±10B <sup>(7)</sup>	±2.5, ±5, ±10, +5, +10V	3µsec, typ	Ind	28-term LCC, Hermetic, Ceramic	6-85	
MIL Temp. -55°C to +125°C, Monolithic	DAC87H-CBI-V, (QM)	12	±0.012	±20	±3U, ±10B <sup>(7)</sup>	±2.5, ±5, ±10, +5, +10 ±2.5, ±5, ±10, +5, +10	3µsec, typ	MIL	24-pin DIP, Hermetic, Ceramic	6-85	
	DAC87L-V, (QM)	12	±0.012	±20	±3U, ±10B <sup>(7)</sup>		3µsec, typ	MIL		28-term LCC, Hermetic, Ceramic	6-85
Ultra-High Speed, ECL Input	DAC63BG	12	±0.012	±40	±1U, ±15B <sup>(7)</sup>	±5, -10mA ±5, -10mA	55nsec <sup>(9)</sup>	Ind	24-pin DIP, Ceramic	6-12	
	DAC63CG	12	±0.012	±30	±0.6U, ±10B <sup>(7)</sup>		50nsec <sup>(9)</sup>	Ind		6-12	
	DAC63BM	12	±0.012	±40	±1U, ±15B <sup>(7)</sup>	±5, -10mA ±5, -10mA	55nsec <sup>(9)</sup>	Ind	24-pin DIP, Hermetic, Metal	6-12	
	DAC63OM	12	±0.012	±30	±0.6U, ±10B <sup>(7)</sup>		50nsec <sup>(9)</sup>	Ind		6-12	
	DAC63SM	12	±0.012	±40	±1U, ±15B <sup>(7)</sup>	±5, -10mA ±5, -10mA	55nsec <sup>(9)</sup>	MIL	24-pin DIP, Hermetic	6-12	
	DAC63TM	12	±0.012	±30	±0.6U, ±10B <sup>(7)</sup>		50nsec <sup>(9)</sup>	MIL		6-12	
Ultra-High Speed, TTL Input	DAC812BM	12	±0.012	±40	±1U, ±15B <sup>(7)</sup>	±5, -10mA ±5, -10mA	65nsec	Ind	24-pin DIP, Hermetic	6-138	
	DAC812CM	12	±0.012	±20	±0.5U, ±10B <sup>(7)</sup>		80nsec	Ind		6-138	
Monolithic 8-Bit	DAC90BG, (Q)	8	±0.2	±75	±2U, ±75B <sup>(7)</sup>	±1, -2mA	200nsec, typ	Ind	16-pin DIP, Hermetic, Ceramic	6-93	
	DAC90SG, (Q)	12	±0.2	±75	±2U, ±75B <sup>(7)</sup>		200nsec, typ	MIL		6-93	
Wide Temp -55°C to +200°C	DAC10HT	12	±0.012	±10 <sup>(6)</sup>	±2U, ±10B <sup>(7)</sup>	±2.5, ±5, ±10	300nsec, typ	-55°C to +200°C	24-pin DIP to Hermetic, Ceramic	6-5	
Military				See Military Products, section 12.							

NOTES: (1) "Q" or "/QM" indicates product is also available with screening for increased reliability. See High Reliability Screening, section 12. (2) This spec applies to current output D/A converters when used with an external output amplifier and also using the internal feedback resistor of the D/A converter. (3) For 12-bit converters: settling to within ±0.012% of FSR (±1/2LSB). For 16-bit converters: settling to within ±0.003% of FSR. (4) Com = 0 to +70°C, Ind = -25°C to +85°C, MIL = -55°C to +125°C. (5) U = Unipolar Zero; B = Bipolar Zero. (6) Exclusive of Reference Drift. (7) U = Unipolar Zero; B = Bipolar Offset. (8) DAC80Z models are available that operate from ±12V power supplies. (9) Settling time to within ±1LSB.

### DIGITAL-TO-ANALOG CONVERTERS FOR COMMERCIAL APPLICATIONS

Achieving new levels of price/performance in low cost D/As, these 12- and 16-bit converters are truly the lowest priced complete D/As on the market. The prices of these parts make it possible to apply high resolution solutions to your cost sensitive applications. These D/A converters are ideal for applications where high resolution and

monotonicity are the key application parameters and where tightly-specified performance over temperature is not required. Use of reliable, cost-effective plastic packages makes these parts the solution of choice in many commercial applications.

DIGITAL-TO-ANALOG CONVERTERS										
Description	Model <sup>(1)</sup>	Resolution (Bits)	Linearity Error, max (% of FSR)	Gain Drift, typ (ppm/°C)	Zero Drift, typ (ppm FSR/°C)	Output Ranges (V)	Settling Time, max <sup>(1)</sup>	Temp Range <sup>(2)</sup>	Package	Page
12-Bit Microprocessor Interface	DAC1200KP-V	12	±0.018	±10	±8, Bipolar Offset	±2.5, ±5, ±10, +5, +10	7µsec	Com	24-pin DIP, Plastic	6-151
	DAC1201KP-V	12	±0.018	±10	±6, Bipolar Zero	±5, ±10, +10	7µsec	Com	28-pin DIP, Plastic	6-155
16-Bit	DAC1600JP-V	16	±0.006	±10	±5, Bipolar Zero	±10	10µsec	Com	24-pin DIP, Plastic	6-160
	DAC1600KP-V	16	±0.003	±10	±10	±10	10µsec	Com	24-pin DIP, Plastic	6-160

NOTES: (1) For 12-bit converters: to within ±0.012% of FSR (±1/2LSB). For 16-bit converters: to within ±0.003% of FSR (±1/2LSB at 14 bits). (2) Com = 0°C to +70°C.

## ULTRA-HIGH SPEED CONVERTERS

Burr-Brown is committed to applying higher levels of integration to

high performance converter components. Our ultra-high speed D/A converters are listed here.

ULTRA-HIGH SPEED CONVERTERS										
Digital-to-Analog	Model	Resolution (Bits)	Linearity Error, max (% of FSR)	Gain Drift, max <sup>(2)</sup> (ppm/°C)	Zero Drift, max <sup>(3)</sup> (ppm FSR/°C)	Output Ranges (mA)	Settling Time, max (nsec) <sup>(4)</sup>	Temp Range	Package	Page
Ultra-High Speed, ECL Input	DAC63BG	12	±0.012	±40	±1U, ±15B	±5, -10mA	50	Ind	24-pin DIP, Ceramic	6-12
	DAC63CG	12	±0.012	±30	±0.6U, ±10B	±5, -10mA	50	Ind		6-12
	DAC63BM	12	±0.012	±40	±1U, ±15B	±5, -10mA	65	Ind		6-12
	DAC63CM	12	±0.012	±30	±0.6U, ±10B	±5, -10mA	65	Ind		6-12
	DAC63SM	12	±0.012	±40	±1U, ±15B	±5, -10mA	65	MIL		6-12
	DAC63TM	12	±0.012	±30	±0.6U, ±10B	±5, -10mA	65	MIL		6-12
Ultra-High Speed, TTL Input	DAC812BM	12	±0.012	±40	±1U, ±15B	±5, -10mA	65	Ind	24-pin DIP, Metal	6-138
	DAC812CM	12	±0.012	±20	±0.5U, ±10B	±5, -10mA	80	Ind		6-138

NOTES: (1) This spec applies to current output D/A converters when used with an external output amplifier and also using the internal feedback resistor of the D/A converter. (2) COM = 0 to +70°C, Ind = -25°C to +85°C, MIL = -55°C to +125°C. (3) U = Unipolar Zero, B = Bipolar Offset. (4) Settling to within ±1LSB.

## CONVERTERS FOR DIGITAL AUDIO APPLICATIONS

Burr-Brown PCM D/A converters have set the standards for price performance in digital audio applications world-wide. Applications include compact disk players and electronic musical instru-

ments and systems. Our broad product line provides a wide range of choices of specifications, features and power supply voltages making Burr-Brown PCM D/A converters ideal for any digital audio application.

PCM DIGITAL-TO-ANALOG CONVERTERS										
Description	Model	Resolution (Bits)	Total Harmonic Distortion, max	Settling Time, typ (FSR to ±1/2LSB)	Output Range	Temp Range <sup>(1)</sup>	Dynamic Range (dB)	Package	Page	
+15V Supplies	PCM53JG-V	16	0.004% at FS	3μsec	±10V	Com	96dB	24-pin DIP, Ceramic	6-164	
	PCM53JG-I	16	0.004% at FS	350nsec	±1mA	Com	96dB		6-164	
	PCM53JP-V	16	0.004% at FS	3μsec	±10V	Com	96dB		6-164	
	+5V to ±12V Supplies	PCM53JP-I	16	0.004% at FS	350nsec	±1mA	Com	96	24-pin DIP, Plastic	6-168
		PCM53KP-I	16	0.0025% at FS	350nsec	±1mA	Com	96		6-168
		PCM53JP-V	16	0.004% at FS	3μsec	±10V	Com	96		6-168
		PCM53KP-V	16	0.0025% at FS	3μsec	±10V	Com	96		6-168
SOIC Package, ±5V Supplies	PCM54HP <sup>(2)</sup>	16	0.008% at FS	3μsec	±3V	Com	96	28-pin DIP, Plastic	6-180	
	PCM54JP	16	0.004% at FS	3μsec	±3V	Com	96		6-180	
	PCM54KP	16	0.0025% at FS	3μsec	±3V	Com	96		6-180	
SOIC Package, ±5V Supplies	PCM55HP <sup>(3)</sup>	16	0.008% at FS	3μsec	±3V	Com	96	24-lead Plastic SOIC	6-180	
	PCM55JP	16	0.004% at FS	3μsec	±3V	Com	96		6-180	

NOTES: (1) Com = 0 to +70°C. (2) Operates on ±5V to ±12V supplies. (3) Operates on ±5V supplies.



# DAC10HT

## A Wide Temperature Range General Purpose 12-Bit DIGITAL-TO-ANALOG CONVERTER


### FEATURES

- $-55^{\circ}\text{C}$  TO  $+200^{\circ}\text{C}$  SPECIFICATION
- FULL 12-BIT RESOLUTION
- 300nsec SETTLING TIME, TYPICAL
- MONOTONIC OVER FULL TEMPERATURE RANGE
- TTL- AND CMOS-COMPATIBLE
- HERMETIC DUAL-WIDTH CERAMIC PACKAGE

### DESCRIPTION

Designed for use in circuits that operate over a wide temperature range, DAC10HT is a general purpose, 12-bit D/A converter. The design uses state-of-the-art integrated circuit and laser-trimmed thin-film techniques for maximum accuracy. Compatible with TTL and CMOS logic, DAC10HT is monotonic over the full  $-55^{\circ}\text{C}$  to  $+200^{\circ}\text{C}$  temperature range. Special design techniques minimize output glitches. The package is a compact, dual-width, 24-pin ceramic DIL.

100% screening operations are conducted at key manufacturing steps. Burn-in and temperature cycling are examples.



# SPECIFICATIONS

## ELECTRICAL

Specifications at  $V_{CC} = +15VDC$ ,  $V_{EE} = -15VDC$ , Reference =  $+10VDC$ , and  $T_A = +25^\circ C$  unless otherwise noted

MODEL	DAC10MT			UNITS
	MIN	TYP	MAX	
<b>INPUT</b>				
<b>DIGITAL INPUTS</b>				
Resolution	12			Bits
TTL-Logic "1" at 100nA, max	2.0			V
Logic "0" at -100 $\mu$ A, max			0.8	V
Logic "0" at -100 $\mu$ A, max, at +200°C			0.6	V
CMOS(1)-Logic "1" at 100nA, max	70% $V_{CC}$			V
Logic "0" at -100 $\mu$ A, max			30% $V_{CC}$	V
<b>TRANSFER CHARACTERISTICS</b>				
<b>ACCURACY</b>				
Linearity Error at +25°C				
12-Bit		$\pm 1/4$	$\pm 1/2$	LSB
at -55°C to +200°C				
12-Bit			$\pm 2$	LSB
Gain Error(2)		0.05	0.2	%
Bipolar Offset Error input all 0's (2)		0.05	0.2	% of FSR
Unipolar Offset Error input all 0's (2)			0.2	% of FSR
Monotonic Temperature Range				
12-Bit	-55		+200	°C
Differential Linearity Error				
12-Bit		$\pm 1/2$	$\pm 1$	LSB
Total Unadjusted Error(3)				
+25°C		$\pm 0.1$	$\pm 0.4$	% of FSR
-55°C to +200°C		$\pm 0.3$	$\pm 0.8$	% of FSR
Total Adjusted Error(4)				
+25°C		$\pm 0.006$	$\pm 0.012$	% of FSR
-55°C to +200°C		$\pm 0.015$	$\pm 0.40$	% of FSR
<b>CONVERSION SPEED</b>				
Setting Time to $\pm 1/2$ LSB (+FS change) <sup>(5)</sup>		300		nsec
Major Carry Glitch Duration to 90% complete		35		nsec
<b>DRIFT -55°C to +200°C</b>				
Gain exclusive of reference drift		$\pm 2$	$\pm 10$	ppm/°C
Bipolar Offset		$\pm 2$	$\pm 10$	ppm of FSR/°C
Unipolar Offset		$\pm 1$	$\pm 2$	ppm of FSR/°C
Differential Linearity		$\pm 2$	$\pm 3$	ppm of FSR/°C
<b>OUTPUT</b>				
Current - Unipolar $\pm 10\%$		0 to -2		mA
Current - Bipolar $\pm 10\%$		-1 to +1		mA
Selectable Ranges(6)		0 to +5, 0 to +10, -2.5 to +2.5, -5 to +5, -10 to +10		V
Resistance		2		k $\Omega$
Capacitance		20		pF
Compliance Voltage		$\pm 1$		V
<b>EXTERNAL ADJUSTMENTS</b>				
Gain Adjust Range		$\pm 0.25$		% of FSR
Bipolar Offset Adjust Range		$\pm 0.25$		% of FSR
Unipolar Offset Adjust Range		$\pm 0.25$		% of FSR
<b>NOISE 0.1Hz to 10Hz, all "1"s</b>				
		30		$\mu$ V, p-p
<b>MULTIPLYING MODE PERFORMANCE</b>				
Number of Quadrants(7)			2	
Reference Voltage Range	0		+10.24	V
Accuracy(8)	$\pm 0.05$			% of FSR
Feedthrough(9)		$\pm 0.02$		% of FSR
Output Slew Rate(10)		6		mA/ $\mu$ sec
Output Settling Time (to 0.01% of FS) <sup>(10)</sup>		3		$\mu$ sec
Control Amplifier BW (small-signal, closed-loop)		10		MHz
<b>POWER SUPPLIES AND REFERENCE</b>				
Reference Input Impedance	0	20 $\pm$ 10%		k $\Omega$
Reference Voltage Range			+10.0	V
Power Supply, Voltage - $V_{CC}$	+4.75		+15.0	VDC
Voltage - $V_{EE}$	-13.5	-15	-16.5	VDC
Current - $V_{CC}$		+9	+15.0	mA
Current - $V_{EE}$		-28	-40.0	mA
Power Supply Sensitivity				
$V_{CC}$ at +5VDC		1	5	ppm/% $\Delta$ V
$V_{EE}$ at -15VDC		3	10	ppm/% $\Delta$ V

## ELECTRICAL (CONT)

MODEL	DAC10HT			UNITS
	MIN	TYP	MAX	
<b>TEMPERATURE RANGE</b>				
Specification	-55		+200	°C
Operating	-55		+200	°C
Storage	-65		+210	°C


### NOTES:

- +4.75V < V<sub>CC</sub> < +15.0V and pin 2 tied to pin 1.
- Adjustable to zero (see Figures 4 and 5).
- Includes Gain, Offset, and Linearity Errors with external +10.0V ±1mV reference. Does not include Reference Drift.
- Gain and Offset Errors removed at +25°C with external +10.0V ±1mV reference. Does not include Reference Drift.
- Current settling into short circuit.
- Using internal scaling resistors and OPA11HT output op amp.
- Bipolar operation at digital inputs only.
- For 1VDC reference voltage (see Figure 2). Full Scale Range = 1V.
- Voltage at reference input: 0 to +10V, 2kHz sine wave (see Figure 3).
- All "1"s. 10V step on reference input.


### PIN DESIGNATIONS

+V <sub>CC</sub>	1	24	BIT 1 (MSB)
LOGIC THRESHOLD	2	23	BIT 2
V <sub>REF</sub> INPUT (LO)	3	22	BIT 3
N/C	4	21	BIT 4
V <sub>REF</sub> INPUT (HI)	5	20	BIT 5
-V <sub>EE</sub>	6	19	BIT 6
BIPOLAR OFFSET	7	18	BIT 7
BIPOLAR OFFSET	8	17	BIT 8
CURRENT OUTPUT	9	16	BIT 9
10V RANGE	10	15	BIT 10
20V RANGE	11	14	BIT 11
COMMON	12	13	BIT 12 (LSB)


## MECHANICAL



## CONNECTION DIAGRAM - UNIPOLAR



## CONNECTION DIAGRAM - BIPOLAR



\*In high temperature environments with high levels of shock and vibration it is recommended that discrete wirewound or metal film resistors be used instead of potentiometers.

# DISCUSSION OF SPECIFICATIONS

## DIGITAL INPUT CODES

DAC10HT accepts a positive-true straight binary (BIN) input code. Offset-binary code is created by offsetting the output amplifier with the DAC reference. Two's complement code is obtained from offset binary by inverting bit 1 (the most significant bit) externally. See Table I.

## ACCURACY

Linearity of the DAC10HT is guaranteed to be within the specification over its temperature range. This is the measure of the deviation of the actual transfer curve from the ideal transfer curve expressed graphically as a straight line drawn between the end-point values. For the DAC10HT the maximum deviation is  $\pm 1/2\text{LSB}$  at  $25^\circ\text{C}$  and  $\pm\text{LSB}$  over the full specification temperature range from  $-55^\circ\text{C}$  to  $+200^\circ\text{C}$ .

Differential Linearity error is the deviation from an ideal 1LSB output voltage change from one adjacent state to the next. An error specification of  $\pm 1/2\text{LSB}$  indicates that output voltage step size can range from  $1/2\text{LSB}$  to  $3/2\text{LSB}$  between adjacent states.

Monotonicity is an important property for a D/A converter, especially one used in a closed control loop. A converter is monotonic if the output signal increases or remains the same for an increase in digital input. A converter's differential linearity determines whether or not it is monotonic. If differential linearity is  $< \pm 1\text{LSB}$ , the converter will be monotonic. Monotonicity is guar-

anteed over the entire specified temperature range for the DAC10HT.

Leakage Current is measured at the converter output with logic 0 on all digital inputs. It appears as part of offset error, both at room temperature and over the specified temperature range. In the unipolar configuration, virtually all offset error is due to leakage current.

## DRIFT

Gain Drift is a measure of the change in the full scale range output due to a change in temperature and is expressed in parts per million per  $^\circ\text{C}$  (ppm/ $^\circ\text{C}$ ). It is calculated by determining the full scale range value at high temperature, then at low temperature. The difference in the two values is divided by the difference in the two temperatures.

Offset Drift is a measure of the actual change in output over the specified temperature range with logic 0 on all digital inputs. It is calculated by measuring offset voltage at the temperature extremes. The maximum change referred to the offset voltage at  $+25^\circ\text{C}$  is divided by the temperature excursion from  $+25^\circ\text{C}$ . Offset drift is expressed in parts per million of full scale range per  $^\circ\text{C}$  (ppm of FSR/ $^\circ\text{C}$ ).

Differential Linearity Drift (the change in differential linearity over the specified temperature range) is calculated in a manner similar to offset drift and is expressed in ppm of FSR/ $^\circ\text{C}$ .

TABLE I. Digital Input Codes.

LOGIC INPUTS	DIGITAL INPUT CODES			
	ANALOG OUTPUT			
	VOLTAGE*		CURRENT	
<b>Binary</b>	0 to +10V	-10V to +10V	0 to -2mA	-1mA to +1mA
111111111111	+9.9976V	+9.9951V	-1.9995mA	-0.9995mA
100000000000	+5.0000V	0.0000V	-1.0000mA	0.0000mA
011111111111	+4.9976V	-0.0049V	-0.9995mA	+0.0005mA
000000000000	0.0000V	-10.0000V	0.0000mA	+1.0000mA
<b>Binary Two's Complement**</b>				
011111111111		+9.9951V		-0.9995mA
000000000000		0.0000V		0.0000mA
111111111111		-0.0049V		+0.0005mA
100000000000		-10.000V		+1.0000mA
1LSB (BIN)	2.44mV	4.88mV	0.488 $\mu\text{A}$	0.488 $\mu\text{A}$

\* To obtain values for other binary ranges: 0 to +5V range—divide 0 to +10V range values by 2;  $\pm 5\text{V}$  range—divide  $\pm 10\text{V}$  range values by 2;  $\pm 2.5\text{V}$  range—divide  $\pm 10\text{V}$  range values by 4.

\*\* MSB must be inverted externally for this code.

## CONVERSION SPEED

Settling Time is the time required for the output to enter and remain within an error band of the final value measured from the time the digital input is changed.

The settling time for a 1LSB change at the input is naturally less than for a full scale change. It is greatest at the major carry point (the point at which all of the bits change states) due to nonuniform switching times of the

internal current switches. For a 1LSB change at the major carry point, settling time to within  $\pm 0.01\%$  will typically be 300nsec.

## COMPLIANCE VOLTAGE

This is the maximum voltage which can be impressed on the current output node and still remain within the specified accuracy. These voltages are  $-1.0\text{V}$  and  $+1.0\text{V}$ .

## POWER SUPPLY SENSITIVITY

This measure of the effect of a power supply voltage change on the D A converter output is defined as a percent of FSR percent of change in either the +5V, +15V or -15V power supplies about the nominal supply voltages. Figure 1 shows power supply rejection vs frequency.




FIGURE 1. Power-Supply Rejection vs Power-Supply Ripple Frequency.

## MULTIPLYING MODE PERFORMANCE

The output of the DAC10HT is the product of the reference input and digital input values. The reference may be an AC signal and can vary from 0 to +10 volts. This is useful in applications where digitally programmed attenuation of a signal is desired. Because the reference voltage input must be positive, the DAC10HT multiplies in two quadrants only. For highest accuracy the input reference voltage should be as high as possible (see Figure 2).




FIGURE 2. Gain Accuracy vs Reference Voltage.

Feedthrough of the DAC10HT is the amount of reference signal that appears at the output when all digital inputs are logic 0. Expressed in % of FSR, it increases with increasing reference frequency (see Figure 3).




FIGURE 3. Feedthrough Voltage vs Power-Supply Ripple Frequency (Unipolar Mode).

## OPERATING INSTRUCTIONS

### INPUT LOGIC LEVELS

Inputs of the DAC10HT are either TTL or CMOS logic compatible. For TTL, connect +5V to pin 1 (pin 2 open). For +5V CMOS, connect +5V to pins 1 and 2. For +15V CMOS compatibility, connect +15V to pins 1 and 2.

In circuits where pin 2 is used to determine the digital threshold level, the following application tip may be helpful. If the analog system ground (to which the DAC10HT is referred) is separate from the digital driving logic ground, the threshold voltage input (at pin 2) may be driven from an external voltage source to keep the threshold at proper value. Threshold voltage will always be at one-half the voltage applied to pin 2 ( $+1.4V < \text{pin } 2 < +15V$ ).

### POWER SUPPLIES

Each power supply should be bypassed to ground with a  $0.1\mu F$  capacitor as shown in the Connection Diagrams. Locate the capacitors as close as possible to the DAC10HT.

### GAIN AND OFFSET ADJUSTMENTS

(Voltage Output Configuration)

Initial gain and offset errors of the DAC10HT circuit may be trimmed out using the following procedures:

Unipolar configuration - input all 0's and null offset error by adjusting  $R_1$  until output voltage equals zero. Input all 1's and adjust  $R_1$  until the output voltage is  $+FS - 1LSB$  (see Table I and Connection Diagram).

Bipolar configuration - input all 0's and null offset error by adjusting  $R_2$  until output voltage equals  $-FS$ . Input all 1's and adjust  $R_1$  until the output voltage is  $+FS - 1LSB$  (see Table I and Connection Diagram).

To obtain specified gain and offset errors, replace the 100Ω potentiometers ( $R_1$  and  $R_2$ ) shown in the Connection Diagrams with 50Ω 0.1% fixed resistors.

### SELECTING AN EXTERNAL REFERENCE

DAC10HT is configured to use a +10V reference. An internal 19.9kΩ resistor in series with an external 100Ω adjust potentiometer sets the current into the reference input at 0.5mA (see Figure 4).

Temperature drift of the reference increases drift of the entire circuit. In unipolar configurations the drift specification adds directly to the total circuit drift. In the bipolar configuration some drift cancelling effects take place. One-half of the reference drift added to the total DAC drift will give total circuit drift.




FIGURE 4. Using a +10V Reference.

### SELECTING AN EXTERNAL REFERENCE

#### Building An External +10V 200°C Reference

The DAC10HT requires an external +10V reference for normal operation. A circuit for obtaining this reference voltage that will operate at +200°C is shown in Figure 5. The value of  $R_1$  or  $R_2$  should be adjusted to provide a reference voltage of  $10V \pm 1mV$  due to the tolerance of the zener voltage. With no adjustment to the zener current for optimum zero T.C. point this reference will have an average temperature coefficient of about  $\pm 20ppm/^\circ C$  over  $-55^\circ C$  to  $+200^\circ C$ .




FIGURE 5. +10V Reference That Will Operate at +200°C.

### LOW POWER OPERATION

The typical supply currents required by the DAC10HT under normal operating conditions are 9mA ( $V_{CC}$ ) and 28mA ( $V_{EE}$ ). The average power required ( $P_D$ ) is therefore

$$P_D = |V_{CC} \times 9mA| + |V_{EE} \times 28mA| \\ = 555mW (+V_S = 15V, -V_S = 15V), \text{ or} \\ = 465mW (+V_S = 5V, -V_S = 15V).$$

Under certain operating conditions this power consumption can be reduced to as little as 245mW.

The major contributor to the power consumption is the -15V supply. As long as a +10V reference is used,  $V_{EE}$  must be between -13.5V and -16.5V. If, however, a lower reference voltage is used,  $V_{EE}$  can be reduced considerably and this greatly reduces the power consumption. Lowering the reference voltage will, of course, lower the full scale output voltage by a proportional amount. For example, if the reference voltage is +5V, the full scale output voltage when using the 10V range pin (pin 10) will be +5V instead of +10V with a +10V reference in the unipolar mode of operation. Table II indicates the minimum supply voltages and the power consumption obtained when using these supply voltages for various values of  $V_{REF}$ .

TABLE II. Minimum Power Supply Voltages and Typical Power Consumption for Operation with Various Values of  $V_{REF}$ .

External $V_{REF}$	+ $V_{CC}$ (Pin 1)	- $V_{EE}$ (Pin 6)	Total Power Consumption (Typical)
+10V	+5V	-13V	409mW
+6.3V	+5V	-10V	275mW
+5V	+5V	-8V	235mW

### SELECTING AN OUTPUT AMPLIFIER

The most important characteristics of the output amplifier are input offset voltage drift, input bias (or difference) current drift, and settling time. Specifications over the full operating temperature range are very important. Initial input offset voltage and bias current effects will be trimmed out, but bias errors will be introduced as these parameters drift with temperature changes. Errors introduced will appear as offset in the DAC circuit output. Table III provides the equations used to convert these amplifier errors to DAC output errors.

TABLE III. Computing DAC Error Contributed by External Amplifier.

PARAMETER	UNIPOLAR CONFIGURATION	BIPOLAR CONFIGURATION
$I_{Bias}$	$\frac{I_B \times R_F}{FSR} \times 100$	$\frac{I_B \times R_F}{FSR} \times 100$
$V_{os}$	$\frac{V_{os} \left(1 + \frac{R_F}{2k\Omega}\right)}{FSR} \times 100$	$\frac{V_{os} \left(1 + \frac{R_F}{1.67k\Omega}\right)}{FSR} \times 100$

FSR = Full scale range -2.5V to +2.5V is a 5V FSR, etc. Results are in % of FSR; to get ppm of FSR, multiply by 10<sup>4</sup>.  $R_F$  is the value of the feedback resistor.  $R_{F1}$  and  $R_{F2}$  are options shown in Figure 6.



Example:

If  $V_{os}$  drift and  $I_{bias}$  drift of the output amplifier are  $10\mu V/^{\circ}C$  and  $0.5nA/^{\circ}C$ , respectively, in a D/A converter with  $-10V$  to  $+10V$  output, the output drift due to these effects would be computed in this manner.

$$V_{os}: \frac{(10 \times 10^{-6}) \left(1 + \frac{10k\Omega}{1.67k\Omega}\right)}{20} \times 100 = 0.00035\% \text{ of FSR}/^{\circ}C$$

or 3.5ppm of FSR/ $^{\circ}C$

$$I_{BIAS}: \frac{0.5 \times 10^{-9} \times (10k\Omega)}{20} \times 100 = 0.00003\% \text{ of FSR}/^{\circ}C$$

or 0.3ppm of FSR/ $^{\circ}C$

$$\text{Total error contribution of amplifier} = 3.5 + 0.3 = 3.8\text{ppm of FSR}/^{\circ}C$$

Effects of input bias current drift may be reduced approximately by a factor of 5 by placing a resistor in series with the positive input lead of the amplifier as shown in Figure 6.




FIGURE 6. Equivalent Output Circuit.

This balances the offset created by bias currents and the error is reduced to the difference in bias currents in the positive and negative inputs. (Substitute  $I_{offset}$  in equations in Table III).

The value of this resistor is shown in Table IV for different output ranges.

TABLE IV.  $R_E$  Values.

Output Range	$\pm 2.5V$	$\pm 5V$	$\pm 10V$	0 to +5V	0 to +10V
$R_E$ Value	1k $\Omega$	1.25k $\Omega$	1.43k $\Omega$	1.11k $\Omega$	1.43k $\Omega$

Settling time of the DAC10HT is less than 400nsec for an FSR change to within 0.01% of final value. The output amplifier's dynamic characteristics should be compatible with this performance. Burr-Brown's OPA111HT, OPA27HT and OPA37HT are fully specified to operate up to  $+200^{\circ}C$ .

## CURRENT OUTPUT OPERATION

DAC10HT can be connected to produce a bipolar voltage output without the use of external components by connecting the internal resistors as shown in Figure 7. Output voltage range of this circuit is limited to approximately the compliance voltage range of  $\pm 1V$  by the 909 $\Omega$  resistor between pins 9 and 12.




FIGURE 7. Bipolar Current Output Operation Utilizing Internal Resistors.

Gain and offset adjustments are made as described previously except the "+FS" and "-FS" are interchanged and "-FS + 1LSB" substituted for "+FS - 1LSB".

Unipolar and other bipolar ranges may be selected by using an external load resistor as long as the compliance voltage limits,  $-1V$  to  $+1V$ , are observed.

## MULTIPLYING MODE OPERATION

DAC10HT can be used as a two-quadrant multiplying D/A converter by applying the analog signal to be processed through a 100 $\Omega$  potentiometer to the reference voltage input, pin 5. The analog signal must be between 0 and  $+10V$ . The output will be an analog signal equal to the product of the input analog signal and the input digital code. DC error of the output signal is less than 0.05% for a reference voltage range of  $+1V$  to  $+10V$ . For voltages near zero, the error can be quite large (see Figure 2).

## HEAT DISSIPATION

The DAC10HT dissipates approximately 430mW (with  $+5V$  and  $-15V$  power supplies) and the package has a case-to-ambient thermal resistance ( $\theta_{CA}$ ) of  $34^{\circ}C/W$ . For optimum performance at  $+200^{\circ}C$ ,  $\theta_{CA}$  should be lowered by a heat sink or by forced air over the surface of the package. If the converter is mounted on a PC card, improved thermal contact with the copper ground plane under the package can be achieved by using a silicone heat-sink compound.



# DAC63

## Ultra-High Speed DIGITAL-TO-ANALOG CONVERTER

### FEATURES


- 12-BIT RESOLUTION AND ACCURACY
- 30nsec SETTling TIME (MAJOR CARRY)
- ECL-COMPATIBLE INPUTS
- LOW GLITCH ENERGY
- $\pm 30\text{ppm}/^\circ\text{C}$  MAX GAIN DRIFT
- LINEARITY ERROR LESS THAN  $\pm 1/2\text{LSB}$  OVER SPECIFIED TEMP RANGE
- ADJUSTABLE LOGIC THRESHOLD FOR IDEAL SWITCHING
- INTERNALLY-BYPASSED SUPPLY LINES TO MINIMIZE SETTling TIME
- INTERNAL FEEDBACK RESISTOR FOR EXCELLENT THERMAL TRACKING
- INDUSTRIAL AND MILITARY GRADES
- HIGH RELIABILITY SCREENING AVAILABLE

### DESCRIPTION

The DAC63 is an ultra-fast-settling 12-bit current output D/A converter in a 24-pin dual-in-line package. The inputs are ECL-compatible and the output settles in 30nsec, typ (40nsec, max for C and T grades) to within  $\pm 0.012\%$  of Full Scale Range for an MSB change. The DAC63 utilizes a monolithic 12-bit switch chip and a stable thin-film-on-sapphire resistor network to achieve fast settling time and excellent stability over temperature and time. Because of the close thermal tracking of the current-switching transistors (all on one monolithic chip), the possibility of thermal-tail settling time problems are eliminated. An internal applications resistor for use with an external output op amp is included to convert the output current to insure excellent tracking and therefore lower drift. The linearity is guaranteed to be within  $\pm 1/2\text{LSB}$  over the specified temperature range of  $-25^\circ\text{C}$  to  $+85^\circ\text{C}$  for the CG, CM, BG, and BM grades and  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$  for SM and TM grades. Gain drift is  $\pm 30\text{ppm}/^\circ\text{C}$  max and bipolar offset drift is  $\pm 10\text{ppm}$  of FSR/ $^\circ\text{C}$  max (high grades). Also included internally is a  $+6.2\text{V}$  reference. An output voltage compliance range of  $+2.0\text{V}$  to  $-0.5\text{V}$  allows the generation of an output voltage

without using an external output amplifier. The device is available in both metal and ceramic bottom-brazed packages.

### FUNCTIONAL DIAGRAM



# SPECIFICATIONS

## ELECTRICAL

At +25°C and rated supplies unless otherwise specified.

MODEL	DAC63CG/CM/TM			DAC63BG/BM/SM			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT</b>							
<b>DIGITAL INPUT</b>							
Resolution			12			*	Bits
Logic Inputs <sup>(1)</sup>		ECL-compatible			*	*	
Logic "1": Voltage	-0.78	-0.90	-0.96	*	*	*	V
Current	6.0		33.0	*	*	*	μA
Logic "0": Voltage	-1.62	-1.75	-1.85	*	*	*	V
Current		10.0		*	*	*	nA
Logic Threshold: Voltage	-1.20	-1.33	-1.40	*	*	*	V
Current			0.25			*	mA
<b>TRANSFER CHARACTERISTICS</b>							
<b>ACCURACY</b>							
Linearity Error			±0.012			*	% of FSR <sup>(3)</sup>
Differential Linearity Error			±0.012			*	% of FSR
Gain Error <sup>(2)</sup>		±0.02	±0.1		*	*	%
Offset Error <sup>(2)</sup> : Unipolar		±0.01	±0.04		*	*	% of FSR
Bipolar		±0.02	±0.1		*	*	% of FSR
Monotonicity Temp. Range (min)						*	°C
CG, CM, BG, BM	-25		+85	*		*	°C
TM, SM	-55		+125	*		*	°C
<b>SETTLING TIME (into 150Ω)</b>							
<b>1LSB Change</b>							
Settling to ±0.012% of FSR							
CM/TM, BM/SM		30	40		40	50	nsec
CG, BG		30	40		35	45	nsec
<b>Full Scale Change</b>							
Settling to ±1% of FSR		17			20		nsec
±0.1% of FSR		30			*		nsec
±0.024% of FSR							
CM/TM, BM/SM		55	65		65	75	nsec
CG, BG		35	50		40	55	nsec
±0.012% of FSR							
CM/TM, BM, SM		70			80		nsec
CG, BG		40			*		nsec
Glitch Energy <sup>(4)</sup>		250			*		LSB/nsec
<b>DRIFT (over specified temp. range)</b>							
Gain		±15	±30		±20	±40	ppm/°C
Offset: Unipolar		±0.3	±0.6		±0.5	±1	ppm/°C
Bipolar			±10			±15	ppm/°C
Linearity Error (over specified temp. range)			±0.012			±0.025	% of FSR
Differential Linearity Error (over specified temp. range)			±0.025			±0.05	% of FSR
<b>OUTPUT</b>							
<b>ANALOG OUTPUT</b>							
Output Current		0 to -10, ±5			*		mA
Output Voltage Ranges					*		
with External Op Amp		0 to +10, ±5			*		V
without External Op Amp <sup>(5)</sup>		0 to +1.5, ±0.5			*		V
Output Impedance without External Op Amp					*		
Unipolar: Positive		150			*		Ω
Negative		200			*		Ω
Bipolar		170			*		Ω
Compliance Voltage	-0.5		+2.0	*		*	V
<b>POWER SUPPLIES AND REFERENCE</b>							
Internal Reference Voltage		+6.2			*		V
Internal Reference Drift		±15			*		ppm/°C
Power Supply Voltages	±13	±15	±18	*	*	*	V
Power Supply Current: +15V		26	31	*	*	*	mA
-15V		38	46	*	*	*	mA
Power Supply Sensitivity: +15V		±0.0035			*	*	%/ΔV
-15V		±0.0004			*	*	%/ΔV
Power Dissipation		960	1160		*	*	mW



## ELECTRICAL (CONT)

MODEL	DAC63CG/CM/TM			DAC63BG/BM/SM			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>PHYSICAL CHARACTERISTICS</b>							
<b>TEMPERATURE RANGE</b>							
Specification: CG, CM, BG, BM	-25		+85	*		*	°C
TM, SM	-55		+125	*		*	°C
Storage	-65		+150	*		*	°C
<b>PACKAGE</b>	24-pin DIP bottom-brazed ceramic						
CG, BG	24-pin DIP metal						
CM, TM, BM, SM							

\*Specification same as for DAC63CG/CM/TM.

NOTES: (1) Logic Input voltages and currents are dependent on the logic threshold voltage. The logic input values given in each column are correct for the logic threshold voltage given in that column. (2) When used with an external output op amp or when the internal impedances/resistors are used as the load. (3) FSR is Full Scale Range, which is 10mA for both the DAC63BG and DAC63CG. (4) Refer to Output Glitch section. (5) Refer to Figures 8 and 9.

## MECHANICAL



## PIN ASSIGNMENTS

Pin No.	Function
1	Bit 1 (MSB)
2	Bit 2
3	Bit 3
4	Bit 4
5	Bit 5
6	Bit 6
7	Bit 7
8	Bit 8
9	Bit 9
10	Bit 10
11	Bit 11
12	Bit 12 (LSB)
13	GND
14	GND
15	GND
16	GND
17	GND
18	Feedback Resistor Connection
19	Current Output
20	Bipolar Offset
21	Bipolar Offset
22	Logic Threshold
23	+15VDC
24	-15VDC

## DISCUSSION OF SPECIFICATIONS

### ACCURACY

Linearity of a D/A converter is one of the true measures of its performance. The linearity error of the DAC63 is specified over its entire temperature range. The analog output will not vary by more than  $\pm 1/2$ LSB from an ideal straight line drawn between the end points (inputs all "1"s and all "0"s) over the specified temperature range.

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of  $\pm 1/2$ LSB means that the output voltage step sizes can range from 1/2LSB to 3/2LSB when the input changes from one adjacent input state to the next.

Monotonicity over the specified temperature range is guaranteed to insure that the analog output will increase or remain the same for increasing input digital codes.

### DRIFT

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million per °C (ppm/°C). Gain drift is established by: 1) testing the end point differences for the DAC63 at  $t_{min}$ , +25°C, and  $t_{max}$ ; 2) calculating the gain error with respect to the +25°C value and; 3) dividing by the temperature change. This figure is expressed in ppm/°C and is given in the electrical specifications (includes internal reference).

Offset Drift is a measure of the actual change in output around zero over the specified temperature range. The offset is measured at  $t_{min}$ , +25°C, and  $t_{max}$ . The maximum change in Offset is referenced to the Offset at +25°C and is divided by the temperature range. This drift is expressed in parts per million of full scale range per °C (ppm of FSR/°C).

### COMPLIANCE

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy. The maximum compliance voltage of the DAC63 is +2.0V and -0.5V.

### POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR per percent of change in either the positive or negative supplies about the nominal power supply voltage. To insure precision operation, each supply lead should be bypassed to ground as close to the unit as possible with a 1μF CS-type tantalum capacitor.

### GROUNDING

Care must be exercised when grounding the DAC63 (pins 13, 14, 15, 16, and 17). In order to preserve the stated linearity and accuracy specifications it is necessary to use the ground pins as the analog ground reference point. Any voltage drop that develops between any of these five pins and the actual ground reference point will degrade the performance of the DAC63. To achieve fast settling performance it is recommended that pins 13 through 17 be returned directly to a ground plane (see Figure 1). The analog ground should be located as close to the DAC63 as possible. Otherwise, the accuracy will be degraded by the voltage drop in the ground lines.




FIGURE 1. DAC63 Grounding.

### DIGITAL INTERFACE, LOGIC THRESHOLD, AND NOISE IMMUNITY

The DAC63 is compatible with conventional ECL logic families such as ECL 10,000. The circuit diagram shows that the equivalent circuit of each DAC63 digital input is the base of one side of a differential amplifier. The logic 1 input voltage is -0.85V with a typical input current of 8μA. The logic 0 input voltage is -1.75V with an input current of less than 8nA.

The Logic Threshold function of the DAC63 is very important in dealing with noise in the ECL input-driving circuitry. The ECL 10,000 logic family has a noise immunity of 125mV maximum. It has a temperature coefficient of -1.4mV/°C and a power supply sensitivity of 16mV/%ΔV. With a realistic condition of a 5% power supply variation and a 25°C temperature change, the noise immunity would be degraded to 10mV. In addition, a precision D/A converter is more susceptible to noise than is the ECL logic. Noise at levels acceptable to the logic can couple through the D/A, resulting in an unacceptably noisy output.

Through the logic threshold input, the threshold voltage of the DAC63 is dynamically adjusted as the temperature and power supplies vary to give maximum noise immunity at the analog output over a wide range of conditions.

If an MC10115 line receiver (or similar logic function) is used to drive the DAC63 input, the logic threshold pin can be driven by the  $V_{BB}$  output of the ECL gate. Refer to an ECL 10,000 data book for more detail. Figure 2 shows alternate methods for generating the drive signal for logic threshold, pin 22.




FIGURE 2. Driving the Logic Threshold Input.

### SETTLING TIME

Settling time for the DAC63 is the total time required for the output to settle within an error band around its final value after a digital input change. This time includes the digital delay of the internal switches.

The settling time of the DAC63 is determined by digitizing the output waveform produced by toggling the inputs between 0111111111 and 10000000000 continuously and verifying the output settles to within  $\pm 1/2\text{LSB}$  in the specified time. The testing technique used is described in detail in Application Note AN-115 which can be obtained from the factory.

Figure 3 shows a typical settling time curve of the DAC63 versus output error. This curve is for full-scale digital code changes. Figure 4 is a photograph showing typical output response characteristics of the DAC63.




FIGURE 3. Output Error vs Settling Time (typical).




FIGURE 4. Full Scale Settling of DAC63 into 50Ω Load.

In order to achieve minimum settling time it is necessary to observe the following good high frequency construction techniques:

1. The power supplies, including the logic threshold input (pin 22), should be bypassed by 1μF CS-type tantalum capacitors.
2. Use a ground plane to connect common ground points.
3. Remove the ground plane from underneath signal lines where it would add capacitance.
4. Separate analog and digital signal leads to avoid coupling of the digital signal into the analog paths.
5. Bring the source of the digital driving signal as close to the inputs of the DAC63 as possible. If the digital inputs are not clean it will be necessary to reshape them using registers or line drivers. Figure 6 shows how to interface the DAC63 to an input register. It is recommended that the logic power line be bypassed near the digital logic circuitry as a further measure to achieve clean signals.
6. If possible, the DAC63 should be soldered directly into the printed circuit board since connector lead length will cause ringing in the output.

## OUTPUT GLITCH

“Glitch” is defined as the difference in the waveforms at the output of the DAC if there is data skew and if there is not. The measurement of glitch is accomplished by measuring the area between these two waveforms.

An output glitch of less than 250LSB-nsec is achievable with the DAC63 because it employs ECL circuitry with current switches that have virtually identical delay times for logic signals making either positive or negative transitions. A glitch results when the digital data changes from one code to the next and the bits do not all switch at the same time. The delay time between the earliest and latest switching bits is called skew time. Typically during the skew time of the digital data, which includes the DAC switching, the digital code is undefined and the DAC output can go to any voltage between the full scale extremes. The glitch creates a noisy output which can be troublesome in some applications such as precision displays and complex waveform generation. Figure 5 is a photograph of a scope trace of the DAC output with a glitch occurring at the major carry transition.

The DAC63 design has been optimized for low glitch energy. However, a further reduction in the output glitch can be achieved by adjusting the skew of the higher order bits of the driving circuitry and by adjusting the logic threshold. This can be done by connecting a variable capacitor from the data lines to ground on each of the first three significant bits (more than three lines may be adjusted if desired). Refer to Figure 6. It will be necessary to create a driving digital code pattern that causes a major carry transition around these bits. It is convenient to use a digital ramp from a counter for this purpose. Initially set the logic threshold exactly half-way between logic 1 and a logic 0. This will be about -1.3V. Then

## OUTPUT CONFIGURATIONS AND APPLICATIONS INFORMATION

The DAC63 contains two  $1.24\text{k}\Omega$  resistors for generating the bipolar offset current and a  $1\text{k}\Omega$  resistor which is primarily used as the feedback resistor when used with an external op amp. This thin-film network is constructed on sapphire to provide excellent temperature tracking capability inherent in thin-film networks. These internal resistors along with other internal resistors cause the DAC63 output, in any mode, to be a ratiometric product of the reference. The feedback resistor has very low power sensitivity so that linearity is maintained independent of digital code changes. Because this resistor is constructed on a sapphire network, it is possible to have both superior tracking and low capacitance. Figure 7 shows the DAC63 connected to an external op amp in unipolar and bipolar modes. With the Burr-Brown model OPA600 it is possible to achieve settling times to  $\pm 0.01\%$  accuracy in  $150\text{nsec}$ . Many of the output accuracy and linearity specifications are given when connected to an external op amp.

For highest speed operation, the DAC63 should be used without an external op amp. Figures 8 and 9 show how to connect the DAC63 for bipolar and positive unipolar




FIGURE 5. Typical Glitch Response of DAC63 at Major Carry Transition with a 1.6V Full Scale Range.

examine the major carry transition associated with bit 3 and adjust the capacitor for minimum glitch. Make the same adjustment to bit 2 and then to bit 1. If done in this order, interactions will be minimized. Finally, fine tune the response by adjusting the logic threshold voltage (pin 22) for minimum glitch. It may be necessary to repeat this procedure once or twice for complete optimization.




FIGURE 6. DAC63 Interface to Input Latches Including Glitch-Adjust Circuitry.

operation. Figure 10 illustrates how to connect the DAC63 to construct a fast A/D converter. The ADC attempts to create a null at the DAC output, so it is

possible to clamp the output voltage with a pair of diodes, thereby avoiding the negative compliance limit.




FIGURE 7. Bipolar and Unipolar Output Connections when Used with External Op Amp.




FIGURE 8. Bipolar Voltage Output Without External Op Amp.

FIGURE 9. Positive Unipolar Voltage Output Without External Op Amp.






FIGURE 10. DAC63 Used in a Fast A/D Converter.



# DAC70BH DAC72BH

## Monolithic 16-Bit DIGITAL-TO-ANALOG CONVERTERS


### FEATURES

- 16-BIT, 4-DIGIT RESOLUTION
- $\pm 0.003\%$  MAXIMUM NONLINEARITY
- LOW DRIFT  $\pm 7\text{ppm}/^\circ\text{C}$ , (TYPICAL)
- MONOLITHIC CONSTRUCTION
- EXACT DAC70/72 HYBRID REPLACEMENT
- MONOTONIC (AT 14 BITS) OVER FULL SPECIFICATION TEMPERATURE RANGE
- CURRENT AND VOLTAGE MODELS

### DESCRIPTION

The DAC70BH/72BH are complete 16-bit digital-to-analog converters that include a precision buried-zener voltage reference and a low-noise, fast-setting output operational amplifier (voltage output models), all on one small monolithic chip. A combination of current-switch design techniques accomplishes not only 14-bit monotonicity over the entire specified temperature range but also a maximum end-point linearity error of  $\pm 0.003\%$  of full-scale range. Digital inputs are complementary binary coded and are TTL-, LSTTL-, 54/74C-, 54/74HC-compatible over the entire temperature range. Outputs of 0 to +10V,  $\pm 10\text{V}$ , 0 to  $-2\text{mA}$ , and  $\pm 1\text{mA}$  are available.

These D/A converters are packaged in hermetic 24-pin ceramic side-brazed packages.



# SPECIFICATIONS

## ELECTRICAL

Typical at  $T_A = +25^\circ\text{C}$  and rated power supplies unless otherwise noted.

MODEL	DAC70BH			DAC72BH			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT</b>							
<b>DIGITAL INPUT</b>							
Resolution, CSB, COB			16				Bits
Digital Inputs <sup>(1)</sup> : $V_{IH}$	+2.4		+5.5	*		*	V
$V_{IL}$	0		+0.4	*		*	V
$I_{IH}$ $V_I = +2.7\text{V}$			+40			*	$\mu\text{A}$
$I_{IL}$ $V_I = +0.4\text{V}$			-1.6			*	$\text{mA}$
<b>TRANSFER CHARACTERISTICS</b>							
<b>ACCURACY<sup>(2)</sup></b>							
Linearity Error At $+25^\circ\text{C}$			$\pm 0.003$			*	% of FSR <sup>(3)</sup>
Gain Error <sup>(4)</sup> : Voltage					$\pm 0.05$	$\pm 0.15$	%
Current			$\pm 0.05$		$\pm 0.05$	$\pm 0.25$	%
Offset Error <sup>(4)</sup> : Voltage, Unipolar					$\pm 0.10$	$\pm 2$	mV
Bipolar						$\pm 10$	mV
Current, Unipolar			$\pm 1$			*	$\mu\text{A}$
Bipolar			$\pm 1$			$\pm 5$	$\mu\text{A}$
Monotonicity Temperature Range (14 bits)	-25		+85			*	$^\circ\text{C}$
<b>DRIFT (OVER SPECIFIED TEMPERATURE RANGE)</b>							
Total Bipolar Drift (Includes Gain, Offset, and Linearity Drift) <sup>(5)</sup> : Voltage					$\pm 5$	$\pm 11$	ppm of FSR/ $^\circ\text{C}$
Current		$\pm 10$			*	$\pm 40$	ppm of FSR/ $^\circ\text{C}$
Total Error Over Temperature Range:							
Voltage, Unipolar						$\pm 0.072$	% of FSR
Bipolar						$\pm 0.072$	% of FSR
Current, Unipolar		$\pm 0.12$				$\pm 0.24$	% of FSR
Bipolar		$\pm 0.12$				$\pm 0.24$	% of FSR
Gain: Voltage					$\pm 5$	$\pm 20$	ppm/ $^\circ\text{C}$
Current			$\pm 7$			$\pm 47$	ppm/ $^\circ\text{C}$
Offset: Voltage, Unipolar					$\pm 1$	$\pm 2$	ppm of FSR/ $^\circ\text{C}$
Bipolar						$\pm 8$	ppm of FSR/ $^\circ\text{C}$
Current, Unipolar		$\pm 1$				$\pm 1$	ppm of FSR/ $^\circ\text{C}$
Bipolar			$\pm 5$			$\pm 35$	ppm of FSR/ $^\circ\text{C}$
Differential Linearity over Temperature		$\pm 1$				$\pm 1$	ppm of FSR/ $^\circ\text{C}$
Linearity over Temperature			$\pm 2$			$\pm 1$	ppm of FSR/ $^\circ\text{C}$
<b>SETTLING TIME<sup>(6)</sup></b>							
Voltage Models (to $\pm 0.003\%$ of FSR)							
Output, 20V Step					5	10	$\mu\text{s}$
1LSB Step <sup>(7)</sup>					3	5	$\mu\text{s}$
Slew Rate					10		V/ $\mu\text{s}$
Switching Transient <sup>(8)</sup>					500		mV
Current Models (to $\pm 0.003\%$ of FSR)							
Output, 2mA step: 10 $\Omega$ to 100 $\Omega$ load		15				1	$\mu\text{s}$
1k $\Omega$ load		50				3	$\mu\text{s}$
<b>OUTPUT</b>							
<b>ANALOG OUTPUT</b>							
Voltage Models							
Ranges: CSB					0 to +10		V
COB					$\pm 10$		V
Output Current				$\pm 5$			$\text{mA}$
Output Impedance (DC)					0.05		$\Omega$
Short Circuit Duration					Indefinite to Common		
Current Models							
Ranges: CSB		0 to -2			*		$\text{mA}$
COB		$\pm 1$			*		$\text{mA}$
Output Impedance: Unipolar		4.0			*		k $\Omega$
Bipolar		2.45			*		k $\Omega$
Compliance		$\pm 2.5$			*		V
<b>INTERNAL VOLTAGE REFERENCE</b>							
Maximum External Current	6.0	6.3	6.6	*	*	*	V
Temperature Coefficient of Drift		$\pm 200$			$\pm 10$	$\pm 200$	$\mu\text{A}/^\circ\text{C}$

## ELECTRICAL (CONT)


Typical at  $T_A = +25^\circ\text{C}$  and rated power supplies unless otherwise noted.

MODEL	DAC708H			DAC728H			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>POWER SUPPLY SENSITIVITY</b> Unipolar Offset: $\pm 15\text{VDC}$ +5VDC Bipolar Offset: $\pm 15\text{VDC}$ +5VDC Gain: $\pm 15\text{VDC}$ +5VDC		$\pm 0.001$ $\pm 0.001$ $\pm 0.004$ $\pm 0.001$ $\pm 0.001$ $\pm 0.005$			*	*	% of FSR/ $\% V_{CC}$ % of FSR/ $\% V_{DD}$ % of FSR/ $\% V_{CC}$ % of FSR/ $\% V_{DD}$ % of FSR/ $\% V_{CC}$ % of FSR/ $\% V_{DD}$
<b>POWER SUPPLY REQUIREMENTS</b> Voltage Supply Drain: $\pm 15\text{VDC}$ (no load) +5VDC (logic supply)	$\pm 14.5, +4.75$	$\pm 15.0, +5.0$ $\pm 20$ $+5$	$\pm 15.5, +5.25$	*	*	*	VDC mA mA
<b>TEMPERATURE RANGE</b> Specification Storage	-25 -60		+85 +150	*	*	*	$^\circ\text{C}$ $^\circ\text{C}$

\*Specification same as DAC70.

NOTES: (1) Digital inputs are TTL, LSTTL, 54/74C, 54/74HC, and 54/74HTC compatible over the operating voltage range of  $V_{DD} = +5\text{V}$  to  $+15\text{V}$  and over the specified temperature range. The input switching threshold remains at the TTL threshold of 1.4V over the supply range of  $V_{DD} = +5\text{V}$  to  $+15\text{V}$ . (2) Current-output models are specified and tested with an external output operational amplifier connected using the internal feedback resistor in all parameters except settling time. (3) FSR means full-scale range and is 20V for the  $\pm 10\text{V}$  range (COB-V), 10V for the 0 to  $+10\text{V}$  range (CSB-V). FSR is 2mA for the  $\pm 1\text{mA}$  range (COB-I) and the 0 to  $-2\text{mA}$  range (CSB-I). (4) Adjustable to zero with external trim potentiometer. (5) With gain and zero errors adjusted to zero at  $+25^\circ\text{C}$ . (6) Maximum represents the  $3\sigma$  limit. Not 100% tested for this parameter. (7) LSB is for 14-bit resolution. (8) At the major carry, 7FFF<sub>H</sub> to 8000<sub>H</sub>, and 8000<sub>H</sub> to 7FFF<sub>H</sub>.


## CONNECTION DIAGRAM



## PIN ASSIGNMENTS

I Models	Pin No.	V Models
(MSB) Bit 1	1	Bit 1 (MSB)
Bit 2	2	Bit 2
Bit 3	3	Bit 3
Bit 4	4	Bit 4
Bit 5	5	Bit 5
Bit 6	6	Bit 6
Bit 7	7	Bit 7
Bit 8	8	Bit 8
Bit 9	9	Bit 9
Bit 10	10	Bit 10
Bit 11	11	Bit 11
Bit 12	12	Bit 12
Bit 13	13	Bit 13
Bit 14	14	Bit 14
Bit 15	15	Bit 15
(LSB) Bit 16	16	Bit 16 (LSB)
R <sub>F</sub>	17	V <sub>OUT</sub>
+5VDC	18	+5VDC
-15VDC	19	-15VDC
COMMON	20	COMMON
I <sub>OUT</sub>	21	SUMMING JUNCTION
GAIN ADJUST	22	GAIN ADJUST
+15VDC	23	+15VDC
6.3V REF. OUT	24	6.3V REF. OUT

## MECHANICAL



# DISCUSSION OF SPECIFICATIONS

## DIGITAL INPUT CODES

The DAC70BH/72BH accept complementary digital input codes in either binary format (CSB, Unipolar or COB, Bipolar). The COB models may be connected by the user for either complementary offset binary (COB) or complementary two's complement (CTC) codes (see Table I).

TABLE I. Digital Input Codes.

Digital Input Codes	Analog Output		
	Complementary Straight Binary (CSB)	Complementary Offset Binary (COB)	Complementary Two's Complement (CTC)*
0000 <sub>H</sub>	+ Full Scale	+ Full Scale	-1LSB
7FFF <sub>H</sub>	+1/2 Full Scale	Bipolar Zero	- Full Scale
8000 <sub>H</sub>	+1/2 Full Scale	-1LSB	+ Full Scale
	-1LSB		
FFFF <sub>H</sub>	Zero	- Full Scale	Bipolar Zero

\*Invert the MSB of the COB code with an external inverter to obtain CTC code.

## ACCURACY

### Linearity

This specification describes one of the most important measures of performance of a D/A converter. Linearity error is the deviation of the analog output from a straight line drawn through the end points (all bits ON point and all bits OFF point).

### Differential Linearity Error

Differential Linearity Error (DLE) of a D/A converter is the deviation from an ideal 1LSB change in the output from one adjacent output state to the next. A differential linearity error specification of  $\pm 1/2$ LSB means that the output step sizes can be between  $1/2$ LSB and  $3/2$ LSB when the input changes from one adjacent input state to the next. A negative DLE specification of no more than -1LSB (-0.006% for 14-bit resolution) insures monotonicity.

### Monotonicity

Monotonicity assures that the analog output will increase or remain the same for increasing input digital codes. The DAC70BH/72BH are specified to be monotonic to 14 bits over the entire specification temperature range.

## DRIFT

### Gain Drift

Gain drift is a measure of the change in the full-scale range output over temperature expressed in parts per million per degree centigrade (ppm/°C). Gain drift is established by: (1) testing the end point differences for each D/A at  $t_{min}$ , +25°C and  $t_{max}$ ; (2) calculating the gain error with respect to the +25°C value; and (3) dividing by the temperature change.

## Offset Drift

Offset drift is a measure of the change in the output with FFFF<sub>H</sub> applied to the digital inputs over the specified temperature range. The maximum change in offset at  $t_{min}$  or  $t_{max}$  is referenced to the offset error at +25°C and is divided by the temperature change. This drift is expressed in parts per million of full scale range per degree centigrade (ppm of FSR/°C).

## SETTLING TIME

Settling time of the D/A is the total time required for the analog output to settle within an error band around its final value after a change in digital input. Refer to Figure 1 for typical values for this family of products.




FIGURE 1. Final-Value Error Band Versus Full-Scale Range Settling Time.

## Voltage Output

Settling times are specified to  $\pm 0.003\%$  of FSR ( $\pm 1/2$ LSB for 14 bits) for two input conditions: a full-scale range change of 20V (COB) or 10V (CSB) and a 1LSB change at the "major carry," the point at which the worst-case settling time occurs. (This is the worst-case point since all of the input bits change when going from one code to the next).

## Current Output

Settling times are specified to  $\pm 0.003\%$  of FSR for a full-scale range change for two output load conditions: one for  $10\Omega$  to  $100\Omega$  and one for  $1000\Omega$ . It is specified this way because the output RC time constant becomes the dominant factor in determining settling time for large resistive loads.

## COMPLIANCE VOLTAGE

Compliance voltage applies only to current output models. It is the maximum voltage swing allowed on the output current pin while still being able to maintain specified accuracy.

## POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a change in a power supply voltage on the D/A converter output. It is defined as a percent of FSR change in the output per percent of change in either the positive supply (+V<sub>CC</sub>), negative supply (-V<sub>CC</sub>) or logic supply (V<sub>DD</sub>) about the nominal power supply voltages (see Figure 2). It is specified for DC or low frequency changes. The typical performance curve in Figure 2 shows the effect of high frequency changes in power supply voltages.




FIGURE 2. Power Supply Rejection Versus Power Supply Ripple Frequency.

## REFERENCE SUPPLY

All models have an internal low-noise +6.3V reference voltage derived from an on-chip buried zener diode. This reference voltage is available to the user. A minimum of 200 $\mu$ A is available for external loads. Since the output impedance of the reference output is typically 1 $\Omega$ , the external load should remain constant.

If a varying load is to be driven by the reference supply, an external buffer amplifier is recommended to drive the load in order to isolate the Bipolar Offset (connected internally to the reference) from load variations.

## OPERATING INSTRUCTIONS

### POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. These capacitors (1 $\mu$ F to 10 $\mu$ F tantalum recommended) should be located close to the DAC70BH/72BH. Electrolytic capacitors, if used, should be paralleled with 0.01 $\mu$ F ceramic capacitors for best high frequency performance.

## EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external offset and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be 100ppm/ $^{\circ}$ C or less. The 3.9M $\Omega$  and 510k $\Omega$  resistors (20% carbon or better) should be located close to the DAC70BH/72BH to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 3, may be substituted in place of the 3.9M $\Omega$ . A 0.001 $\mu$ F to 0.01 $\mu$ F ceramic capacitor should be connected from Gain Adjust (pin 22) to common to prevent noise pickup. Refer to Figures 4 and 5 for relationship of offset and gain adjustments to unipolar and bipolar D/A converters.




FIGURE 3. Equivalent Resistances.




FIGURE 4. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.




FIGURE 5. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

TABLE II. Digital Input and Analog Output Relationships.

VOLTAGE OUTPUT MODELS						
Digital Input Code	Analog Output					
	Unipolar			Bipolar		
	16-bit	15-bit	14-bit	16-bit	15-bit	14-bit
One LSB ( $\mu\text{V}$ )	153	305	610	305	610	1224
0000 <sub>H</sub> (V)	+9.99985	+9.99969	+9.99939	+9.99969	+9.99939	+9.99878
FFFF <sub>H</sub> (V)	0	0	0	-10.0000	-10.0000	-10.0000

CURRENT OUTPUT MODELS						
Digital Input Code	Analog Output					
	Unipolar			Bipolar		
	16-bit	15-bit	14-bit	16-bit	15-bit	14-bit
One LSB ( $\mu\text{A}$ )	0.031	0.061	0.122	0.031	0.061	0.122
0000 <sub>H</sub> (mA)	-1.99997	-1.99994	-1.99988	-0.99997	-0.99994	-0.99988
FFFF <sub>H</sub> (mA)	0	0	0	+1.00000	+1.00000	+1.00000

**OFFSET ADJUSTMENT**

For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the offset potentiometer for zero output.

For bipolar (COB) configurations, apply the digital input code that should produce the maximum negative output voltage. The COB model is internally connected for a 20V FSR range where the maximum negative output voltage is -10V. See Table II for corresponding codes and the Connection Diagram for offset adjustment connections. Offset adjust should be made prior to gain adjust.

**GAIN ADJUSTMENT**

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive output voltage. Adjust the gain potentiometer for this positive full scale voltage. See Table II for positive full scale voltages and the Connection Diagram for gain adjustment connections.

**INSTALLATION CONSIDERATIONS**

This D/A converter family is laser-trimmed to 14-bit linearity. The design of the device makes the 16-bit resolution available. If 16-bit resolution is not required, bit 15 and 16 should be connected to  $V_{DD}$  through a single 1k $\Omega$  resistor.

Due to the extremely-high resolution and linearity of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter with a +10V full-scale range, 1LSB is 153 $\mu\text{V}$ . With a load current of 5mA, series wiring and connector resistance of only 30m $\Omega$  will cause the output to be in error by 1LSB. To understand what this means in terms of a system layout, the resistance of #23 wire is about 0.021 $\Omega$ /ft. Neglecting contact resistance, less than 18 inches of wire will produce a 1LSB error in the analog output voltage!

In Figures 6, 7, and 8, lead and contact resistances are represented by  $R_1$  through  $R_5$ . As long as the load resist-

ance  $R_L$  is constant,  $R_2$ , simply introduces a gain error and can be removed during initial calibration.  $R_3$  is part of  $R_L$ , if the output voltage is sensed at Common, and therefore introduces no error. If  $R_L$  is variable, then  $R_2$  should be less than  $R_{Lmin}/2^{16}$  to reduce voltage drops due to wiring to less than 1LSB. For example, if  $R_{Lmin}$  is 5k $\Omega$ , then  $R_2$  should be less than 0.08 $\Omega$ .  $R_L$  should be located as close as possible to the D/A converter for optimum performance. The effect of  $R_4$  is negligible.

In many applications it is impractical to sense the output voltage at the output pin. Sensing the output voltage at the system ground point is permissible with the DAC70 family because the D/A converter is designed to have a constant return current of approximately 2mA flowing from Common. The variation in this current is under




FIGURE 6. Output Circuit for Voltage Models.

20 $\mu$ A (with changing input codes), therefore  $R_4$  can be as large as 3 $\Omega$  without adversely affecting the linearity of the D/A converter. The voltage drop across  $R_4$  ( $R_4 \times$




FIGURE 7. Preferred External Op Amp Configuration.




FIGURE 8. Differential Sensing Output Op Amp Configuration.

2mA) appears as a zero error and can be removed with the zero calibration adjustment. This alternate sensing point (the system ground point) is shown in Figures 6, 7, and 8.

Figures 7 and 8 show two methods of connecting the current output models with external precision output op amps. By sensing the output voltage at the load resistor (i.e., by connecting  $R_F$  to the output of  $A_1$  at  $R_L$ ), the effect of  $R_1$  and  $R_2$  is greatly reduced.  $R_1$  will cause a gain error but is independent of the value of  $R_L$  and can be eliminated by initial calibration adjustments. The effect of  $R_2$  is negligible because it is inside the feedback loop of the output op amp and is therefore greatly reduced by the loop gain.

If the output cannot be sensed at Common or the system ground point as mentioned above, the differential output circuit shown in Figure 8 is recommended. In this circuit the output voltage is sensed at the load common and not at the D/A converter common as in the previous circuits. The value of  $R_6$  and  $R_7$  must be adjusted for maximum common-mode rejection at  $R_L$ . Note that if  $R_3$  is negligible, the circuit of Figure 8 can be reduced to the one shown in Figure 7. Again the effect of  $R_4$  is negligible. The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key concept in elimination of RF radiation or pickup is loop area; therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a single lead and its return conductor are wired close together, they present a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.

## APPLICATIONS

### DRIVING AN EXTERNAL OP AMP WITH CURRENT OUTPUT DACs

The DAC70BH/72BH current output models will drive the summing junction of an op amp to produce an output voltage as shown in Figure 9. Use of the internal feedback resistor is required to obtain specified gain accuracy and low gain drift.

Current output models can be scaled for any desired voltage range with an external feedback resistor, but at the expense of increased drifts of up to  $\pm 50$ ppm/ $^{\circ}$ C. The resistors in the D/A converter ratio track to  $\pm 1$ ppm/ $^{\circ}$ C but their absolute TCR may be as high as  $\pm 50$ ppm/ $^{\circ}$ C.

An alternative method of scaling the output voltage of the D/A converter and preserving the low gain drift is shown in Figure 10.

### OUTPUTS LARGER THAN 20-VOLT RANGE

For output voltage ranges larger than  $\pm 10$ V, a high voltage op amp may be employed with an external feedback resistor. Use  $I_{OUT}$  values of  $\pm 1$ mA for bipolar voltage ranges and  $-2$ mA for unipolar voltage ranges (see Figure 11). Use protection diodes as shown when a high voltage op amp is used.






FIGURE 9. External Op Amp Using Internal Feedback Resistors.




FIGURE 11. External Op Amp Using External Feedback Resistors.




FIGURE 10. External Op Amp Using Internal and External Feedback Resistors to Maintain Low Gain Drift.

## ORDERING INFORMATION

Model	Input Code
Current Output: DAC70BH-COB-I	Complementary Offset Binary
BH-CSB-I	Complementary Straight Binary
DAC72BH-COB-I	Complementary Offset Binary
BH-CSB-I	Complementary Straight Binary
Voltage Output: DAC72BH-COB-V	Complementary Offset Binary
BH-CSB-V	Complementary Straight Binary



# DAC71

## Monolithic 16-Bit DIGITAL-TO-ANALOG CONVERTER


### FEATURES

- 16-BIT, 4-DIGIT RESOLUTION
- $\pm 0.003\%$  MAXIMUM NONLINEARITY
- LOW DRIFT  $\pm 7\text{ppm}/^\circ\text{C}$ , (TYPICAL)
- MONOLITHIC CONSTRUCTION
- EXACT DAC71 HYBRID REPLACEMENT
- MONOTONIC (AT 14 BITS) OVER FULL SPECIFICATION TEMPERATURE RANGE
- CURRENT AND VOLTAGE MODELS

### DESCRIPTION

The DAC71 is a complete 16-bit digital-to-analog converter that includes a precision buried-zener voltage reference and a low-noise, fast-setting output operational amplifier (voltage output models), all on one small monolithic chip. A combination of current-switch design techniques accomplishes not only 14-bit monotonicity over the entire specified temperature range but also a maximum end-point linearity error of  $\pm 0.003\%$  of full-scale range. Digital inputs are complementary binary coded and are TTL-, LSTTL-, 54/74C-, 54/74HC-compatible over the entire temperature range. Outputs of 0 to +10V,  $\pm 10\text{V}$ , 0 to  $-2\text{mA}$ , and  $\pm 1\text{mA}$  are available.

This D/A converter is packaged in a hermetic 24-pin ceramic side-brazed package.



# SPECIFICATIONS

## ELECTRICAL

Typical at  $T_A = +25^\circ\text{C}$  and rated power supplies unless otherwise noted.

MODEL	DAC71			UNITS
	MIN	TYP	MAX	
<b>INPUT</b>				
<b>DIGITAL INPUT</b>				
Resolution, CSB, COB			16	Bits
Digital Inputs <sup>(1)</sup>				
$V_{IH}$	+2.4		+5.5	V
$V_{IL}$	0		+0.4	V
$I_{IH}$ , $V_i = +2.7\text{V}$			+40	$\mu\text{A}$
$I_{IL}$ , $V_i = +0.4\text{V}$			-1.6	$\text{mA}$
<b>TRANSFER CHARACTERISTICS</b>				
<b>ACCURACY<sup>(2)</sup></b>				
Linearity Error At $+25^\circ\text{C}$			$\pm 0.003$	% of FSR <sup>(3)</sup>
Gain Error <sup>(4)</sup> : Voltage		$\pm 0.01$	$\pm 0.10$	%
Current		$\pm 0.05$	$\pm 0.25$	%
Offset Error <sup>(4)</sup> :				
Voltage Unipolar		$\pm 0.10$	$\pm 2$	mV
Voltage Bipolar			$\pm 5$	mV
Current Unipolar			$\pm 1$	$\mu\text{A}$
Current Bipolar			$\pm 5$	$\mu\text{A}$
Monotonicity Temperature Range (14 bits)	0		+70	$^\circ\text{C}$
<b>DRIFT (OVER SPECIFIED TEMPERATURE RANGE)</b>				
Total Bipolar Drift (Includes Gain, Offset, and Linearity Drift) <sup>(5)</sup>				
Voltage		$\pm 7$	$\pm 15$	ppm of FSR/ $^\circ\text{C}$
Current		$\pm 15$	$\pm 50$	ppm of FSR/ $^\circ\text{C}$
Total Error Over Temperature Range				
Voltage Unipolar			$\pm 0.083$	% of FSR
Voltage Bipolar			$\pm 0.071$	% of FSR
Current Unipolar			$\pm 0.23$	% of FSR
Current Bipolar			$\pm 0.23$	% of FSR
Gain Voltage			$\pm 20$	ppm/ $^\circ\text{C}$
Current			$\pm 60$	ppm/ $^\circ\text{C}$
Offset Voltage Unipolar		$\pm 1$	$\pm 2$	ppm of FSR/ $^\circ\text{C}$
Voltage Bipolar			$\pm 10$	ppm of FSR/ $^\circ\text{C}$
Current Unipolar			$\pm 1$	ppm of FSR/ $^\circ\text{C}$
Current Bipolar			$\pm 40$	ppm of FSR/ $^\circ\text{C}$
Differential Linearity over Temperature			$\pm 2$	ppm of FSR/ $^\circ\text{C}$
Linearity over Temperature			$\pm 2$	ppm of FSR/ $^\circ\text{C}$
<b>SETTLING TIME<sup>(6)</sup></b>				
Voltage Models (to $-0.003\%$ of FSR)				
Output 20V Step		5	10	$\mu\text{s}$
1LSB Step <sup>(7)</sup>		3	5	$\mu\text{s}$
Slew Rate		10		V/ $\mu\text{s}$
Switching Transient <sup>(8)</sup>		500		mV
Current Models (to $-0.003\%$ of FSR)				
Output, 2mA step				
100 to 100 $\Omega$ load			1	$\mu\text{s}$
1k $\Omega$ load			3	$\mu\text{s}$


MODEL	DAC71			UNITS
	MIN	TYP	MAX	
<b>OUTPUT</b>				
<b>ANALOG OUTPUT</b>				
Voltage Models				
Ranges: CSB		0 to +10		V
COB		$\pm 10$		V
Output Current	$\pm 5$			$\text{mA}$
Output Impedance (DC)		0.05		$\Omega$
Short Circuit Duration	Indefinite to Common			
Current Models				
Ranges: CSB		0 to -2		$\text{mA}$
COB		$\pm 1$		$\text{mA}$
Output Impedance:				
Unipolar		4.0		k $\Omega$
Bipolar		2.45		k $\Omega$
Compliance		$\pm 2.5$		V
<b>INTERNAL VOLTAGE REFERENCE</b>				
Maximum External Current	6.0	6.3	6.6	V
Temperature Coefficient of Drift		$\pm 200$		$\mu\text{A}$
		$\pm 10$		ppm/ $^\circ\text{C}$
<b>POWER SUPPLY SENSITIVITY</b>				
Unipolar Offset: $\pm 15\text{VDC}$		$\pm 0.001$		% of FSR/ $\% V_{DD}$
+5VDC		$\pm 0.001$		% of FSR/ $\% V_{DD}$
Bipolar Offset: $\pm 15\text{VDC}$		$\pm 0.004$		% of FSR/ $\% V_{DD}$
+5VDC		$\pm 0.001$		% of FSR/ $\% V_{DD}$
Gain: $\pm 15\text{VDC}$		$\pm 0.001$		% of FSR/ $\% V_{DD}$
+5VDC		$\pm 0.005$		% of FSR/ $\% V_{DD}$
<b>POWER SUPPLY REQUIREMENTS</b>				
Voltage	$\pm 14.5, +4.75$	$\pm 15.0, +5.0$	$\pm 15.5, +5.25$	VDC
Supply Drain				
$\pm 15\text{VDC}$ (no load)		$\pm 20$	$\pm 30$	$\text{mA}$
+5VDC (logic supply)		+5	+10	$\text{mA}$
<b>TEMPERATURE RANGE</b>				
Specification	0		+70	$^\circ\text{C}$
Storage	-60		+150	$^\circ\text{C}$

NOTES: (1) Digital inputs are TTL, LSTTL, 54/74C, 54/74HC, and 54/74HTC compatible over the operating voltage range of  $V_{DD} = +5\text{V}$  to  $+15\text{V}$  and over the specified temperature range. The input switching threshold remains at the TTL threshold of 1.4V over the supply range of  $V_{DD} = +5\text{V}$  to  $+15\text{V}$ . (2) Current-output models are specified and tested with an external output operational amplifier connected using the internal feedback resistor in all parameters except settling time. (3) FSR means full-scale range and is 20V for the  $\pm 10\text{V}$  range (COB-V), 10V for the 0 to  $+10\text{V}$  range (CSB-V), FSR is 2mA for the  $\pm 1\text{mA}$  range (COB-I) and the 0 to  $-2\text{mA}$  range (CSB-I). (4) Adjustable to zero with external trim potentiometer. (5) With gain and zero errors adjusted to zero at  $+25^\circ\text{C}$ . (6) Maximum represents the  $3\sigma$  limit. Not 100% tested for this parameter. (7) LSB is for 14-bit resolution. (8) At the major carry,  $7\text{FFF}_H$  to  $8000_H$  and  $8000_H$  to  $7\text{FFF}_H$ .


## PIN ASSIGNMENTS

I Models	Pin No.	V Models
(MSB) Bit 1	1	Bit 1 (MSB)
Bit 2	2	Bit 2
Bit 3	3	Bit 3
Bit 4	4	Bit 4
Bit 5	5	Bit 5
Bit 6	6	Bit 6
Bit 7	7	Bit 7
Bit 8	8	Bit 8
Bit 9	9	Bit 9
Bit 10	10	Bit 10
Bit 11	11	Bit 11
Bit 12	12	Bit 12
Bit 13	13	Bit 13
Bit 14	14	Bit 14
Bit 15	15	Bit 15
(LSB) Bit 16	16	Bit 16 (LSB)
R <sub>F</sub>	17	V <sub>OUT</sub>
+5VDC	18	+5VDC
-15VDC	19	-15VDC
COMMON	20	COMMON
I <sub>OUT</sub>	21	SUMMING JUNCTION
GAIN ADJUST	22	GAIN ADJUST
+15VDC	23	+15VDC
6.3V REF. OUT	24	6.3V REF. OUT

## CONNECTION DIAGRAM



## MECHANICAL



## DISCUSSION OF SPECIFICATIONS

### DIGITAL INPUT CODES

The DAC71 accepts complementary digital input codes in either binary format (CSB, Unipolar or COB, Bipolar). The COB models may be connected by the user for either complementary offset binary (COB) or complementary two's complement (CTC) codes (see Table I).

TABLE I. Digital Input Codes.

Digital Input Codes	Analog Output		
	Complementary Straight Binary (CSB)	Complementary Offset Binary (COB)	Complementary Two's Complement (CTC)*
0000 <sub>H</sub>	+ Full Scale	+ Full Scale	-1LSB
7FFF <sub>H</sub>	±1/2 Full Scale	Bipolar Zero	- Full Scale
8000 <sub>H</sub>	+1/2 Full Scale	-1LSB	+ Full Scale
FFFF <sub>H</sub>	Zero	- Full Scale	Bipolar Zero

\* Invert the MSB of the COB code with an external inverter to obtain CTC code.

### ACCURACY

#### Linearity

This specification describes one of the most important measures of performance of a D/A converter. Linearity error is the deviation of the analog output from a straight line drawn through the end points (all bits ON point and all bits OFF point).

#### Differential Linearity Error

Differential Linearity Error (DLE) of a D/A converter is the deviation from an ideal 1LSB change in the output from one adjacent output state to the next. A differential linearity error specification of ±1/2LSB means that the output step sizes can be between 1/2LSB and 3/2LSB when the input changes from one adjacent input state to the next. A negative DLE specification of no more than -1LSB (-0.006% for 14-bit resolution) insures monotonicity.

#### Monotonicity

Monotonicity assures that the analog output will increase or remain the same for increasing input digital codes. The DAC71 is specified to be monotonic to 14 bits over the entire specification temperature range.

### DRIFT

#### Gain Drift

Gain drift is a measure of the change in the full-scale range output over temperature expressed in parts per million per degree centigrade (ppm/°C). Gain drift is established by: (1) testing the end point differences for each D/A at t<sub>MIN</sub>, +25°C and t<sub>MAX</sub>; (2) calculating the gain error with respect to the +25°C value; and (3) dividing by the temperature change.

#### Offset Drift

Offset drift is a measure of the change in the output with FFFF<sub>H</sub> applied to the digital inputs over the specified temperature range. The maximum change in offset at

$t_{MIN}$  or  $t_{MAX}$  is referenced to the offset error at +25°C and is divided by the temperature change. This drift is expressed in parts per million of full scale range per degree centigrade (ppm of FSR/°C).

## SETTLING TIME

Settling time of the D/A is the total time required for the analog output to settle within an error band around its final value after a change in digital input. Refer to Figure 1 for typical values for this family of products.




FIGURE 1. Final-Value Error Band Versus Full-Scale Range Settling Time.

## Voltage Output

Settling times are specified to  $\pm 0.003\%$  of FSR ( $\pm 1/2$ LSB for 14 bits) for two input conditions: a full-scale range change of 20V (COB) or 10V (CSB) and a 1LSB change at the "major carry," the point at which the worst-case settling time occurs. (This is the worst-case point since all of the input bits change when going from one code to the next).

## Current Output

Settling times are specified to  $\pm 0.003\%$  of FSR for a full-scale range change for two output load conditions: one for 10Ω to 100Ω and one for 1000Ω. It is specified this way because the output RC time constant becomes the dominant factor in determining settling time for large resistive loads.

## COMPLIANCE VOLTAGE

Compliance voltage applies only to current output models. It is the maximum voltage swing allowed on the output current pin while still being able to maintain specified accuracy.

## POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a change in a power supply voltage on the D/A converter output. It is defined as a percent of FSR change in the output per percent of change in either the positive supply

(+V<sub>CC</sub>), negative supply (-V<sub>CC</sub>) or logic supply (V<sub>DD</sub>) about the nominal power supply voltages (see Figure 2). It is specified for DC or low frequency changes. The typical performance curve in Figure 2 shows the effect of high frequency changes in power supply voltages.




FIGURE 2. Power Supply Rejection Versus Power Supply Ripple Frequency.

## REFERENCE SUPPLY

All models have an internal low-noise +6.3V reference voltage derived from an on-chip buried zener diode. This reference voltage is available to the user. A minimum of 200μA is available for external loads. Since the output impedance of the reference output is typically 1Ω, the external load should remain constant.

If a varying load is to be driven by the reference supply, an external buffer amplifier is recommended to drive the load in order to isolate the Bipolar Offset (connected internally to the reference) from load variations.

## OPERATING INSTRUCTIONS

### POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. These capacitors (1μF to 10μF tantalum recommended) should be located close to the DAC71. Electrolytic capacitors, if used, should be paralleled with 0.01μF ceramic capacitors for best high frequency performance.

### EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external offset and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be 100ppm/°C or less. The 3.9MΩ and 510kΩ resistors (20% carbon or better) should be located close to the DAC71 to prevent noise pickup. If it is not convenient to

use these high-value resistors, an equivalent "T" network, as shown in Figure 3, may be substituted in place of the 3.9M $\Omega$ . A 0.001 $\mu$ F to 0.01 $\mu$ F ceramic capacitor should be connected from Gain Adjust (pin 22) to common to prevent noise pickup. Refer to Figures 4 and 5 for relationship of offset and gain adjustments to unipolar and bipolar D/A converters.




FIGURE 3. Equivalent Resistances.




FIGURE 4. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.




FIGURE 5. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

## OFFSET ADJUSTMENT

For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the offset potentiometer for zero output.

For bipolar (COB) configurations, apply the digital input code that should produce the maximum negative output voltage. The COB model is internally connected

for a 20V FSR range where the maximum negative output voltage is  $-10V$ . See Table II for corresponding codes and the Connection Diagram for offset adjustment connections. Offset adjust should be made prior to gain adjust.

## GAIN ADJUSTMENT

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive output voltage. Adjust the gain potentiometer for this positive full scale voltage. See Table II for positive full scale voltages and the Connection Diagram for gain adjustment connections.

## INSTALLATION CONSIDERATIONS

This D/A converter is laser-trimmed to 14-bit linearity. The design of the device makes the 16-bit resolution available. If 16-bit resolution is not required, bits 15 and 16 should be connected to  $V_{DD}$  through a single 1k $\Omega$  resistor.

Due to the extremely-high resolution and linearity of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter with a  $\pm 10V$  full-scale range, 1LSB is 153 $\mu$ V. With a load current of 5mA, series wiring and connector resistance of only 30m $\Omega$  will cause the output to be in error by 1LSB. To understand what this means in terms of a system layout, the resistance of #23 wire is about 0.021 $\Omega$ /ft. Neglecting contact resistance, less than 18 inches of wire will produce a 1LSB error in the analog output voltage!

In Figures 6, 7, and 8, lead and contact resistances are represented by  $R_1$  through  $R_5$ . As long as the load resistance  $R_L$  is constant,  $R_2$  simply introduces a gain error and can be removed during initial calibration.  $R_3$  is part of  $R_L$ , if the output voltage is sensed at Common, and therefore introduces no error. If  $R_L$  is variable, then  $R_2$  should be less than  $R_{L\text{ MIN}}/2^{16}$  to reduce voltage drops due to wiring to less than 1LSB. For example, if  $R_{L\text{ MIN}}$  is 5k $\Omega$ , then  $R_2$  should be less than 0.08 $\Omega$ .  $R_L$  should be located as close as possible to the D/A converter for optimum performance. The effect of  $R_4$  is negligible.

In many applications it is impractical to sense the output voltage at the output pin. Sensing the output voltage at the system ground point is permissible with the DAC71 because the D/A converter is designed to have a constant return current of approximately 2mA flowing from Common. The variation in this current is under 20 $\mu$ A (with changing input codes), therefore  $R_4$  can be as large as 3 $\Omega$  without adversely affecting the linearity of the D/A converter. The voltage drop across  $R_4$  ( $R_4 \times 2mA$ ) appears as a zero error and can be removed with the zero calibration adjustment. This alternate sensing point (the system ground point) is shown in Figures 6, 7, and 8.

Figures 7 and 8 show two methods of connecting the current output models with external precision output op

TABLE II. Digital Input and Analog Output Relationships.

VOLTAGE OUTPUT MODELS						
Digital Input Code	Analog Output					
	Unipolar			Bipolar		
	16-bit	15-bit	14-bit	16-bit	15-bit	14-bit
One LSB ( $\mu\text{V}$ )	153	305	610	305	610	1224
0000 <sub>H</sub> (V)	+9.99985	+9.99969	+9.99939	+9.99969	+9.99939	+9.99878
FFFF <sub>H</sub> (V)	0	0	0	-10.0000	-10.0000	-10.0000

CURRENT OUTPUT MODELS						
Digital Input Code	Analog Output					
	Unipolar			Bipolar		
	16-bit	15-bit	14-bit	16-bit	15-bit	14-bit
One LSB ( $\mu\text{A}$ )	0.031	0.061	0.122	0.031	0.061	0.122
0000 <sub>H</sub> (mA)	-1.99997	-1.99994	-1.99988	-0.99997	-0.99994	-0.99988
FFFF <sub>H</sub> (mA)	0	0	0	+1.00000	+1.00000	+1.00000




FIGURE 6. Output Circuit for Voltage Models.

amps. By sensing the output voltage at the load resistor (i.e., by connecting  $R_F$  to the output of  $A_1$  at  $R_L$ ), the effect of  $R_1$  and  $R_2$  is greatly reduced.  $R_1$  will cause a gain error but is independent of the value of  $R_L$  and can be eliminated by initial calibration adjustments. The effect of  $R_2$  is negligible because it is inside the feedback loop of the output op amp and is therefore greatly reduced by the loop gain.

If the output cannot be sensed at Common or the system ground point as mentioned above, the differential output circuit shown in Figure 8 is recommended. In this circuit the output voltage is sensed at the load common and not at the D/A converter common as in the previous circuits. The value of  $R_6$  and  $R_7$  must be adjusted for maximum




FIGURE 7. Preferred External Op Amp Configuration.

common-mode rejection at  $R_L$ . Note that if  $R_3$  is negligible, the circuit of Figure 8 can be reduced to the one shown in Figure 7. Again the effect of  $R_4$  is negligible. The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RF and EMI. The key concept in elimination of RF radiation or pickup is loop area; therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a single lead and its return conductor are wired close together, they present a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.




FIGURE 8. Differential Sensing Output Op Amp Configuration.

## APPLICATIONS

### DRIVING AN EXTERNAL OP AMP WITH CURRENT OUTPUT DACs

The DAC71 current output models will drive the summing junction of an op amp to produce an output voltage as shown in Figure 9. Use of the internal feedback resistor is required to obtain specified gain accuracy and low gain drift.

Current output models can be scaled for any desired voltage range with an external feedback resistor, but at the expense of increased drifts of up to  $\pm 50$ ppm/ $^{\circ}$ C. The resistors in the D/A converter ratio track to  $\pm 1$ ppm/ $^{\circ}$ C but their absolute TCR may be as high as  $\pm 50$ ppm/ $^{\circ}$ C.

An alternative method of scaling the output voltage of the D/A converter and preserving the low gain drift is shown in Figure 10.

### OUTPUTS LARGER THAN 20V RANGE

For output voltage ranges larger than  $\pm 10$ V, a high-voltage op amp may be employed with an external feedback resistor. Use  $I_{OUT}$  values of  $\pm 1$ mA for bipolar voltage ranges and  $-2$ mA for unipolar voltage ranges (see Figure 11). Use protection diodes as shown when a high voltage op amp is used.

## ORDERING INFORMATION

Model	Input Code
Current Output: DAC71-COB-I	Complementary Offset Binary
-CSB-I	Complementary Straight Binary
Voltage Output: DAC71-COB-V	Complementary Offset Binary
-CSB-V	Complementary Straight Binary




FIGURE 9. External Op Amp Using Internal Feedback Resistors.




FIGURE 10. External Op Amp Using Internal and External Feedback Resistors to Maintain Low Gain Drift.




FIGURE 11. External Op Amp Using External Feedback Resistors.





# DAC71-CCD

## High Resolution 16-BIT DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- 16-BIT, 4-DIGIT RESOLUTION
- $\pm 0.005\%$  MAXIMUM NONLINEARITY
- LOW DRIFT,  $\pm 7\text{ppm}/^\circ\text{C}$  TYPICAL
- CURRENT AND VOLTAGE MODELS
- LOW COST


### DESCRIPTION

The DAC71 is a high quality 16-bit hybrid IC D/A converter available in a 24-pin dual-in-line ceramic package.

The DAC71 with internal reference and optional output amplifier offers a maximum linearity error of  $\pm 0.005\%$  of FSR at room temperature and a maximum gain drift of  $\pm 20\text{ppm}/^\circ\text{C}$  over a temperature range of  $0^\circ\text{C}$  to  $+70^\circ\text{C}$ .

The DAC71-CCD accepts complementary 4-digit BCD TTL-compatible input codes.

Packaged within the DAC71 are fast-settling switches and stable laser-trimmed thin-film resistors that let you select two output ranges: 0 to +10VDC (DAC71-CCD-V) and 0 to  $-1.25\text{mA}$  (DAC71-CCD-I).



# SPECIFICATIONS

## ELECTRICAL


Typical at  $T_A = 25^\circ\text{C}$  and rated power supplies unless otherwise noted.

MODEL	DAC71-CCD			UNITS
	MIN	TYP	MAX	
<b>INPUT</b>				
<b>DIGITAL INPUT</b>				
Resolution		4		Digits
Logic Levels (TTL-Compatible) <sup>(1)</sup> :				
Logical '1' (at +40 $\mu\text{A}$ )	+2.4		+5.5	VDC
Logical '0' (at -1.6mA)	0		+0.4	VDC
<b>TRANSFER CHARACTERISTICS</b>				
<b>ACCURACY</b>				
Linearity Error at 25°C		$\pm 0.01$	$\pm 0.005$	% of FSR <sup>(2)</sup>
Gain Error <sup>(3)</sup> : Voltage		$\pm 0.05$	$\pm 0.1$	%
Current		$\pm 0.05$	$\pm 0.25$	%
Offset Error <sup>(3)</sup> : Voltage, Unipolar		$\pm 0.1$	$\pm 2$	mV
Current, Unipolar			$\pm 1$	$\mu\text{A}$
Monotonicity, Temperature Range (14 bits)	0		+50	°C
<b>DRIFT</b> (Over specified temp. range)				
Total Error over Temperature Range <sup>(4)</sup> :				
Voltage, Unipolar			$\pm 0.063$	% of FSR
Current, Unipolar			$\pm 0.23$	% of FSR
Gain: Voltage			$\pm 20$	ppm/°C
Current			$\pm 60$	ppm/°C
Offset: Voltage, Unipolar		$\pm 1$	$\pm 2$	ppm of FSR/°C
Current, Unipolar			$\pm 1$	ppm of FSR/°C
Differential Linearity over Temperature			$\pm 2$	ppm of FSR/°C
Linearity Error over Temperature			$\pm 2$	ppm of FSR/°C
<b>SETTLING TIME</b>				
Voltage Model (to $\pm 0.005\%$ of FSR)				
Output: 20V Step		5	10	$\mu\text{s}$
1LSB Step <sup>(5)</sup>		3	5	$\mu\text{s}$
Slew Rate		20		V/ $\mu\text{s}$
Current Model (to $\pm 0.005\%$ of FSR)				
Output: 2mA step, 10 $\Omega$ to 100 $\Omega$ Load			1	$\mu\text{s}$
1k $\Omega$ Load			3	$\mu\text{s}$
Switching Transient		500		mV
<b>OUTPUT</b>				
<b>ANALOG OUTPUT</b>				
Voltage Model				
Range	$\pm 5$	0 to 10		V
Output Current				mA
Output Impedance (DC)		0.05		$\Omega$
Short-Circuit Duration		Indefinite to Common		
Current Model				
Range		0 to -1.25		mA
Output Impedance, Unipolar		15		k $\Omega$
Compliance		$\pm 2.5$		V
<b>INTERNAL REFERENCE VOLTAGE</b>				
Maximum External Current <sup>(6)</sup>	6.0	6.3	6.6	V
Temperature Coefficient of Drift			$\pm 200$	$\mu\text{A}$
			$\pm 10$	ppm/°C
<b>POWER SUPPLY SENSITIVITY</b>				
Unipolar Offset: $\pm 15\text{VDC}$		$\pm 0.001$		% of FSR/% $V_S$
+15VDC		$\pm 0.001$		% of FSR/% $V_S$
Gain: $\pm 15\text{VDC}$		$\pm 0.001$		% of FSR/% $V_S$
+5VDC		$\pm 0.0005$		% of FSR/% $V_S$
<b>POWER SUPPLY REQUIREMENTS</b>				
Voltage	$\pm 14.5, +4.75$	$\pm 15, +5$	$\pm 15.5, +5.25$	VDC
Supply Drain: $\pm 15\text{VDC}$ (no load)		$\pm 25$	$\pm 35$	mA
+5VDC (logic supply)		$\pm 20$	$\pm 35$	mA
<b>TEMPERATURE RANGE</b>				
Specification	0		+70	°C
Operating (double above Drift Specs)	-25		+85	°C
Storage	-55		+100	°C



\*NOTES: (1) Adding external CMOS hex buffers CD4009A will provide 15VDC CMOS input compatibility. The percent change in output  $\Delta V_O$  as logic 0 varies from 0.0V to +0.4V and logic 1 changes from +2.4V to +5.0V on all inputs is less than 0.006% of FSR. (2) FSR means Full Scale Range and is 20V for  $\pm 10\text{V}$  range, 10V for  $\pm 5\text{V}$  range, etc. (3) Adjustable to zero with external trim potentiometer. (4) With gain and offset errors adjusted to zero at 25°C. (5) LSB is for 14-bit resolution. (6) Maximum with no degradation of specifications.

## MECHANICAL

NOTE: Leads in true position within 0.10" (0.25mm) R at MMC at seating plane.



Pin numbers shown for reference only. Numbers may not be marked on package.



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.310	1.360	33.27	34.54
B	2.70	8.10	19.56	20.57
C	1.50	2.10	3.81	5.33
D	0.18	0.21	0.46	0.53
F	0.35	0.50	0.89	1.27
G	100 BASIC		2.54 BASIC	
H	1.10	1.30	2.79	3.30
K	1.50	2.50	3.81	6.35
L	600 BASIC		15.24 BASIC	
N	0.02	0.10	0.05	0.25
R	0.85	1.05	2.16	2.67


CASE: Ceramic

MATING CONNECTOR: 245MC

WEIGHT: 8.4 grams (0.3 oz.)

HERMETICITY: Conforms to method 1014, condition C, step 1 (fluorocarbon) of MIL-STD-883 (gross leak).

## CONNECTION DIAGRAM



## PIN ASSIGNMENTS

I Model	Pin	V Model
(MSB) Bit 1	1	Bit 1 (MSB)
Bit 2	2	Bit 2
Bit 3	3	Bit 3
Bit 4	4	Bit 4
Bit 5	5	Bit 5
Bit 6	6	Bit 6
Bit 7	7	Bit 7
Bit 8	8	Bit 8
Bit 9	9	Bit 9
Bit 10	10	Bit 10
Bit 11	11	Bit 11
Bit 12	12	Bit 12
Bit 13	13	Bit 13
Bit 14	14	Bit 14
Bit 15	15	Bit 15
(LSB) Bit 16	16	Bit 16 (LSB)
R <sub>F</sub>	17	V <sub>OUT</sub>
+5VDC	18	+5VDC
-15VDC	19	-15VDC
COMMON	20	COMMON
I <sub>OUT</sub>	21	SUMMING JUNCTION
GAIN ADJUST	22	GAIN ADJUST
+15VDC	23	+15VDC
6.3V REF. OUT	24	6.3V REF. OUT

## DISCUSSION OF SPECIFICATIONS

### DIGITAL INPUT CODES

The DAC71 accepts complementary digital input codes in decimal (CCD) format (see Table I).

TABLE I. Digital Input Codes.

DIGITAL INPUT CODES			
CCD MODELS	F S bits ON All Bits OFF	0110 0110	*Invert the MSB of the COB code with an external inverter to obtain CTC code
		1111 1111	
		CCD Complementary Coded Decimal 4 Digits	
		*Full Scale Zero	

### ACCURACY

#### Linearity

This specification describes one of the truest measures of D/A converter accuracy. As defined it means that the analog output will not vary by more than  $\pm 0.005\%$  max (CCD) from a straight line drawn through the end points (all bits ON and all bits OFF) at  $+25^\circ\text{C}$ .

#### Differential Linearity

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of  $\pm 1/2\text{LSB}$  means that the output voltage step sizes can be anywhere from  $1/2\text{LSB}$  to

$3/2\text{LSB}$  when the input changes from one adjacent input stage to the next.

#### Monotonicity

Monotonicity over  $0^\circ\text{C}$  to  $+50^\circ\text{C}$  is guaranteed. This insures that the analog output will increase or remain the same for increasing 14-bit input digital codes.

#### DRIFT

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million per  $^\circ\text{C}$  (see Figure 1). Gain Drift is established by: 1. testing the end point differences for each DAC71 model at  $+25^\circ\text{C}$  and the appropriate specification temperature extremes;




FIGURE 1. Gain Drift Error (%) vs Temperature.

- calculating the gain error with respect to the +25°C value; and
- dividing by the temperature change. This is expressed in ppm/°C.

Offset Drift is a measure of the actual change in output with all "1"s on the input over the specified temperature range.

The maximum change in offset is referenced to the offset at +25°C and is divided by the temperature range. This drift is expressed in parts per million of full scale range per °C (ppm of FSR/°C).

### SETTLING TIME

Settling time is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 2).




FIGURE 2. Full Scale Range Settling Time vs Accuracy.

### Voltage Output Models

Settling times are specified to  $\pm 0.005\%$  of FSR; one for maximum full scale range changes of 20V and one for a 1LSB change. The 1LSB change is measured at the major carry (0111...11 to 1000...00), the point at which the worst-case settling time occurs.

### Current Output Models

Two settling times are specified to  $\pm 0.005\%$  of FSR. Each is given for current models connected with two different resistive loads: 10Ω to 100Ω and 1000Ω.

### COMPLIANCE

Compliance voltage is the maximum voltage swing allowed on the output of the current models while maintaining specified accuracy. The typical compliance voltage of all current output models is +2.5V and maximum safe voltage swing permitted without damage is +5V.

### POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR per percent of change in either the positive, negative, or logic supplies about the nominal power supply voltages (see Figure 3).




FIGURE 3. Power Supply Rejection vs Power Supply Ripple Frequency.

### REFERENCE SUPPLY

All DAC71 models are supplied with an internal +6.3V reference voltage supply. This reference voltage (pin 24) has a tolerance of  $\pm 5\%$  and is connected internally for specified operation. The zener is selected for a Gain Drift of typically  $\pm 3\text{ppm}/^\circ\text{C}$  and is burned-in for a total of 168 hours for guaranteed reliability. This reference may also be used externally but the current drain is limited to  $200\mu\text{A}$ . An external buffer amplifier is recommended if the DAC71 internal reference is used externally in order to provide a constant load to the reference supply output.

## OPERATING INSTRUCTIONS

### POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. These capacitors ( $1\mu\text{F}$  tantalum or electrolytic recommended) should be located close to the DAC71. Electrolytic capacitors, if used, should be paralleled with  $0.01\mu\text{F}$  ceramic capacitors for best high frequency performance.

### EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external offset and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be  $100\text{ppm}/^\circ\text{C}$  or less. The  $3.9\text{M}\Omega$  and  $270\text{k}\Omega$  resistors (20% carbon or better) should be located close to the DAC71 to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 4, may be substituted in place of the  $3.9\text{M}\Omega$ . A  $0.001\mu\text{F}$  to  $0.01\mu\text{F}$  ceramic




FIGURE 4. Equivalent Resistances.

capacitor should be connected from Gain Adjust (pin 22) to common to prevent noise pickup. Refer to Figure 5 for relationship of offset and gain adjustments to unipolar and bipolar D/A converters.




FIGURE 5. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.

### Offset Adjustment

For unipolar configurations, apply the digital input code that should produce zero potential output and adjust the offset potentiometer for zero output.

See Table II for corresponding codes and the Connection Diagram for offset adjustment connections. Offset adjust should be made prior to gain adjust.

TABLE II. Digital Input and Analog Output Relationships.

DIGITAL INPUT CODE	OUTPUT CODE			
	VOLTAGE		CURRENT	
	16-Bit Resolution	14-Bit Resolution	16-Bit Resolution	14-Bit Resolution
Complementary Binary Coded Decimal CCD 0 to -10V or 0 to -1.25mA One LSB Full Scale 0110 0110 All Bits OFF 1111 1111	4-Digit Resolution	N/A	4-Digit Resolution	N/A
	-1.0mV -9.999V Zero		0.125μA -1.24987mA Zero	

### Gain Adjustment

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive output voltage. Adjust the gain potentiometer for this positive full scale voltage. See Table II for positive full scale voltages and the Connection Diagram for gain adjustment connections.

## INSTALLATION CONSIDERATIONS

Figure 6 shows the connection diagram for a voltage output DAC71. Lead and contact resistances are represented by  $R_1$  through  $R_5$ . As long as the load resistance  $R_L$  is constant,  $R_2$  simply introduces a gain error that can be removed during initial calibration.  $R_3$  is part of  $R_L$  if the output voltage is sensed at Common (pin 20) and therefore introduces no error. If  $R_L$  is variable then  $R_2$  should be less than  $R_{Lmin}/2^{16}$  to reduce voltage drops

due to wiring to less than 1LSB. For example, if  $R_{Lmin}$  is  $5k\Omega$ , then  $R_2$  should be less than  $0.08\Omega$ .  $R_L$  should be located as close as possible to the DAC71 for optimum performance.





FIGURE 6. Output Circuit for Voltage Models.

Figures 7 and 8 show two methods of connecting current model DAC71s with the external precision output op amps. By sensing the output voltage at the load resistor (i.e., by connecting  $R_F$  to the output of  $A_1$  at  $R_1$ ) the effect of  $R_1$  and  $R_2$  is greatly reduced.  $R_1$  will cause a gain error but is independent of the value of  $R_L$  and can be eliminated during initial calibration. The effect of  $R_2$  is negligible because it is inside the feedback loop of the



\*  $R_b$  should be equal to the output impedance at Pin 21 to compensate for the bias current drift of  $A_1$ . Use standard 10% 1/4W carbon composition or equivalent resistors.

FIGURE 7. Preferred External Op Amp Configuration.

output op amp and is therefore greatly reduced by the loop gain. If the output cannot be sensed at Common (pin 20), then the differential output circuit shown in Figure 8 is recommended. In this circuit the output voltage is sensed at the load common and not at the DAC common as in the previous circuits. The value of  $R_6$  and  $R_7$  must be adjusted for maximum common-mode rejection at  $R_1$ . Note that if  $R_3$  is negligible, the circuit of Figure 8 can be reduced to the one shown in Figure 8 because  $R_8 = (R_7 + R_5) \parallel R_6$ . In all three circuits the effect of  $R_4$  is negligible.




FIGURE 8. Differential Sensing Output Op Amp Configuration.

The DAC71 and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key word in elimination of RF radiation or pickup is loop area. Therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a signal lead and its return conductor are wired close together, they present a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.

**NOTE:** It is recommended that the digital input lines of the DAC71 be driven from inverters or buffers of TTL input registers to obtain specified accuracy.

## APPLICATIONS

### DRIVING AN EXTERNAL OP AMP WITH CURRENT OUTPUT DAC

The DAC71-CCD-I is a current output device and will drive the summing junction of an op amp to produce an output voltage (see Figure 9). The op amp output voltage is:

$$V_{OUT} = -I_{OUT} R_F$$




FIGURE 9. External Op Amp Using Internal Feedback Resistors.

where  $I_{OUT}$  is the DAC71 output current and  $R_F$  is the feedback resistor. Use of the internal feedback resistor (pin 17) is required to obtain specified gain accuracy and low gain drift.

The DAC71 can be scaled for any desired voltage range with an external feedback resistor, but at the expense of increased drifts of up to  $\pm 25\text{ppm}/^\circ\text{C}$ . The resistors in the DAC71 are chosen for ratio tracking of  $\pm 1\text{ppm}/^\circ\text{C}$  and not absolute TCR (which may be as high as  $\pm 25\text{ppm}/^\circ\text{C}$ ).

An alternative method of scaling the output voltage of the DAC71 and preserving the low gain drift is shown in Figure 10.




FIGURE 10. External Op Amp Using Internal and External Feedback Resistors to Maintain Low Gain Drift.




# DAC73 DAC736

## High Resolution 16-BIT DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- 16-BIT RESOLUTION
- $\pm 1/2$ LSB MAXIMUM NONLINEARITY
- LOW DRIFT
- CURRENT OR VOLTAGE OUTPUT
- INTERNAL GAIN, OFFSET, AND LINEARITY ADJUSTMENT
- LATCHED INPUTS (DAC73)
- LOW COST



### DESCRIPTION

The DAC73 is a 16-bit modular high performance digital-to-analog converter in a 2" x 4" x 0.4" (50.8mm x 101.6mm x 10.2mm) package. The low drift and ultra-high linearity of the DAC73 provide voltage or current output signals that are accurate to  $\pm 0.00075\%$  of full scale input range at 25°C ambient. The critical components including the current steering switches, the temperature-compensated zener reference, and the precision laser-trimmed bit resistor network are contained in a single ceramic hybrid package.

The feedback and reference resistors are laid out for maximum stability with low current density and  $\pm 10$ ppm/°C maximum temperature coefficient with

$\pm 1$ ppm/°C tracking. This insures very-low superposition errors and low temperature coefficient of gain.

The inputs are TTL-compatible CMOS and contain level triggered latches in an 8-bit format for microprocessor data bus compatibility. No external components are required to achieve full 16-bit accuracy. Gain and offset potentiometers are also included in the DAC73.

The DAC736 has electrical specifications identical to the DAC73, but it is pin-compatible with the AD1136. The input latches, bit adjust pins, ground sense pin, and internal offset adjust pot are not included.

# SPECIFICATIONS

## ELECTRICAL

T<sub>A</sub> = +25°C and rated power supplies unless otherwise noted.

MODEL	DAC73J/DAC736J			DAC73K/DAC738K			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT</b>							
<b>DIGITAL INPUT</b> Resolution - CSB, COB Logic Levels (TTL-Compatible CMOS) Logical "1" (at +1.0μA) Logical "0" (at -0.5mA)			16			16	Bits VDC VDC
<b>TRANSFER CHARACTERISTICS</b>							
<b>ACCURACY</b> Linearity Error at 25°C Gain Error,(2) Voltage CSB COB Current Offset Error,(2) Voltage, Unipolar Bipolar Current, Unipolar Bipolar Monotonicity Temp. Range 16 Bits for K, 15 Bits for J			±0.0015 ±0.005 ±0.01 ±0.05 ±0.8 ±10 ±1 ±5 ±15			±0.00075 ±0.02 ±0.05 ±0.25 ±0.8 ±10 ±1 ±5 +5	% of FSR(1) % % % mV mV μA μA °C
<b>DRIFT</b> (Over specified temp. range) Total Drift (includes gain, offset, and linearity drift) CSB COB Total Error over Temp. Range(3) Voltage, Unipolar 0°C to 70°C Bipolar Voltage, Unipolar 15°C to 35°C Bipolar Gain (Exclusive of reference drift) Offset (Exclusive of reference drift) Unipolar Bipolar Differential Linearity over Temperature Linearity Error over Temperature			±9.5 ±9 ±0.043 ±0.040 ±0.010 ±0.009 ±0.5 ±2 ±1 ±1			±9.5 ±9 ±0.108 ±0.099 ±0.024 ±0.022 ±4 ±2 ±5 ±1 ±2	ppm of FSR/°C ppm of FSR/°C % of FSR % of FSR % of FSR % of FSR ppm of FSR/°C ppm of FSR/°C ppm of FSR/°C ppm of FSR/°C
<b>SETTLING TIME</b> Voltage (to ±0.00075% of FSR) Output: 20V Step 1LSB Step(4) Slew Rate Current (to ±0.00075% of FSR) Output: 2mA Step COB Switching Transient Magnitude COB Switching Transient Energy			50 10			50 10 18 6 600 0.45	μsec μsec V/μsec μsec mV V-μsec
<b>OUTPUT</b>							
<b>ANALOG OUTPUT</b> Voltage Output Ranges - CSB COB Output Current - Unipolar Bipolar Output Impedance (DC) Short Circuit Duration Current Output Ranges - CSB COB Output Impedance - Unipolar Bipolar Compliance			0 to +5 0 to +10 ±2.5, ±5, ±10 +4 ±2 0.03 Indefinite to Common 0 to -2 ±1 15 4.4 -1.5 to +10			0 to +5 0 to +10 ±2.5, ±5, ±10 +4 ±2 0.03 Indefinite to Common 0 to -2 ±1 15 4.4 -1.5 to +10	V V V mA mA Ω mA mA kΩ kΩ V
<b>INTERNAL REFERENCE VOLTAGE</b> Maximum External Current(5) Temp. Coeff.	5.990	6.000	6.010	5.990	6.000	6.010	V mA ppm/°C
<b>OUTPUT NOISE</b> Current, COB 0.1Hz to 10Hz 10Hz to 100kHz Voltage, COB, ±10V Range 0.1Hz to 10Hz 10Hz to 100kHz			1 4 10 70			1 4 10 70	nA, p-p nA, rms μV, p-p μV, rms





## ELECTRICAL (CONT)

MODEL	DAC73J/DAC736J			DAC73K/DAC736K			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>STABILITY, LONG TERM</b>							
Gain (Exclusive of reference)		±30			±30		ppm/103hr
Offset COB (Exclusive of reference)		±30			±30		ppm of FSR/ 103hr
CSB		±5			±5		ppm of FSR/ 103hr
Linearity		±0.25			±0.25		LSB/103hr
Reference		±10			±10	±20	ppm/103hr
<b>POWER SUPPLY SENSITIVITY</b>							
Unipolar Offset							
±15VDC		±0.0001			±0.0001		% of FSR/% Vs
+5VDC		±0.0001			±0.0001		% of FSR/% Vs
Bipolar Offset							
±15VDC		±0.0004			±0.0004		% of FSR/% Vs
+5VDC		±0.0001			±0.0001		% of FSR/% Vs
Gain							
±15VDC		±0.001			±0.001		% of FSR/% Vs
+5VDC		±0.0005			±0.0005		% of FSR/% Vs
<b>POWER SUPPLY REQUIREMENTS</b>							
Rated Voltage		±15, +5			±15, +5		VDC
Range	±14.5, +4.75	±15, +5	±15.5, +5.25	±14.5, +4.75	±15, +5	±15.5, +5.25	VDC
Supply Drain, ±15VDC no load		+35, -45	+50, -60		+35, -45	+50, -60	mA
+5VDC logic supply		9			9		mA
<b>TEMPERATURE RANGE</b>							
Specification	0		+70	0		+70	°C
Storage	-55		+100	-55		+100	°C



### NOTES:

- FSR means Full Scale Range and is 20V for ±10V range, 10V for ±5V range, etc.
- Adjustable to zero with internal trim potentiometer /offset adjustment external on DAC736.
- With gain and offset errors adjusted to zero at +25°C.
- LSB is for 16-bit resolution.
- Maximum with no degradation of specifications.


## MECHANICAL



## CONNECTION DIAGRAMS



## PIN ASSIGNMENTS



## DISCUSSION OF SPECIFICATIONS

### DIGITAL INPUT CODES

The DAC73/736 accepts complementary digital input codes in CSB or COB format. The COB model may be connected by the user for either complementary offset binary (COB) or complementary two's complement (CTC) codes (see Table I).

TABLE I. Digital Input Codes.

DIGITAL INPUT CODES			
CSB, COB MODELS	CSB	COB	CTC*
	MSB    LSB	Compl. Straight Binary	Compl. Two's Complement
All bits ON	0000...000	+Full Scale	-1LSB
Mid Scale	0111...111	+1/2 Full Scale	-Full Scale
All Bits OFF	1111...111	Zero	Zero
	1000...000	Mid Scale-1LSB	+Full Scale

\*Invert the MSB of the COB code with an external inverter to obtain CTC code.

### INPUTS

Each bit input of the DAC73 consists of a buffered CMOS D type latch (see Figure 1). Bits 1 (MSB) through 8 are latched by a low level on pin 6. Bits 9 through 16 (LSB) are latched by a low level on pin 21. The latch inputs may be left open for transparent transfer of data.




FIGURE 1. DAC73 Input.

The DAC736 inputs are CMOS inverters with 10kΩ pull-up resistors (see Figure 2).




FIGURE 2. DAC736 Input.

The DAC73 and DAC736 can be driven directly by open collector or totem pole TTL logic.

## ACCURACY

### Linearity

This specification describes one of the truest measures of D/A converter accuracy. As defined it means that the analog output will not vary by more than  $\pm 0.00075\%$  max (CSB, COB) from a straight line drawn through the end points (all bits ON and all bits OFF) at  $+25^\circ\text{C}$  (see Figure 3).




FIGURE 3. Nonlinearity vs Temperature.

### Differential Linearity

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of  $\pm 1/2\text{LSB}$  means that the output voltage step sizes can be anywhere from  $1/2\text{LSB}$  to  $3/2\text{LSB}$  when the input changes from one adjacent input stage to the next.

### Monotonicity

Monotonicity over a  $\pm 5^\circ\text{C}$  range for the DAC73 and DAC736 is guaranteed when ambient linearity is calibrated. This insures that the analog output will increase or remain the same for increasing 16-bit input digital codes.

### DRIFT

Gain Drift is a measure of the change in the full scale range output over temperature expressed in LSB's per  $^\circ\text{C}$  (see Figure 4). Gain Drift is established by: 1) testing the

end point differences for each DAC73 model at  $+25^\circ\text{C}$  and the appropriate specification temperature extremes; 2) calculating the gain error with respect to the  $+25^\circ\text{C}$  value; and 3) dividing by the temperature change. This is expressed in ppm/ $^\circ\text{C}$ .

Offset Drift is a measure of the actual change in output with all "1"s on the input over the specified temperature range.

The maximum change in offset is referenced to the offset at  $+25^\circ\text{C}$  and is divided by the temperature range. This drift is expressed in parts per million of full scale range per  $^\circ\text{C}$  (ppm of FSR/ $^\circ\text{C}$ ).




FIGURE 4. Gain Drift Error (%) vs Temperature.

### SETTLING TIME

Settling time for each DAC73/736 model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 5).




FIGURE 5. Full Scale Range Settling Time vs Accuracy.

Settling times are specified to  $\pm 0.00075\%$  of FSR; one for maximum full scale range changes of 20V and one for a 1LSB change. The 1LSB change is measured at the major carry (0111...11 to 1000...00), the point at which the worst case settling time occurs.

### COMPLIANCE

Compliance voltage is the maximum voltage swing allowed on the current output while maintaining

specified accuracy. The maximum compliance voltage is -1.5V to +10V.

### POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR per percent of change in either the positive, negative, or logic supplies about the nominal power supply voltages (see Figure 6).




FIGURE 6. Power Supply Rejection vs Power Supply Ripple Frequency.

### REFERENCE SUPPLY

All models are supplied with an internal +6V reference voltage supply. This reference voltage (pin 52) has a tolerance of  $\pm 0.05\%$  and is connected internally for specified operation. The zener is selected for a Gain Drift of typically  $\pm 4\text{ppm}/^\circ\text{C}$  and is burned-in for a total of 48 hours for guaranteed reliability. This reference may also be used externally but the current drain is limited to 4mA and constant load conditions.

## INSTALLATION AND OPERATING INSTRUCTIONS

### POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection the DAC73/736 decoupling capacitors are included internally. Refer to Figure 13 for correct grounding connections.

### OFFSET AND GAIN ADJUSTMENT

Before taking measurements or making adjustments, the DAC73/736 should be warmed up for at least 25 minutes. The DAC73 has internal gain and offset potentiometers that are connected to an internal regulated supply. In most applications no external adjustment will be required.

External offset and gain adjustment of the DAC736, or DAC73 if the application requires, may be accomplished as shown in Figures 7 and 8. These external circuits could be used in an application using both unipolar and bipolar modes. Refer to Figures 9 and 10 for relationship of offset and gain adjustments to unipolar and bipolar D/A converters. The internal potentiometers could be used to null the unipolar gain and offset, and the external null

could be switched in by relays to null bipolar gain and offset. An alternate offset adjustment is shown on the DAC736 connection diagram.




FIGURE 7. External Gain Adjustment.




FIGURE 8. External Offset Adjustment.




FIGURE 9. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.




FIGURE 10. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.

## OUTPUT RANGE CONNECTIONS

Internal scaling resistors in the DAC73/736 provide a wide range of output voltage range connections. These internal resistors may be connected to provide three bipolar output voltage ranges of  $\pm 10V$ ,  $\pm 5V$ , or  $\pm 2.5V$  or two unipolar voltage ranges of 0 to  $+5V$  or 0 to  $+10V$ . Since the internal scaling resistors are an integral part of the DAC73/736, gain and offset drift are minimized by their use. Connections for DAC73/736 are shown in Table II. Figure 11 is a connection diagram.

TABLE II. Output Range Connections.

Output Range	Digital Input Codes	Connect Pin 47 to	Connect Pin 46 to	Connect Pin 44 to	Connect Pin 68 to
$\pm 10V$	COB	68	44	69	47
$\pm 5V$	COB	70	44	69	NC
$\pm 2.5V$	COB	70	44	69	69
0 to $+10V$	CSB	70	NC	69	NC
0 to $+5V$	CSB	70	NC	69	69

In all cases pins 52 and 53 and pins 48 and 49 should be shorted together with low resistance/capacitance connections.




FIGURE 11. Output Amplifier Voltage Range Scaling Circuit.

TABLE III. Calibration Procedure.

STEP	HEX INPUT CODE	ADJUST POTENTIOMETER <sup>(1)</sup>	DVM READING		DESCRIPTION
			UNIPOLAR MODE	$\pm 10$ VOLT BIPOLAR MODE	
1	FFFF	$R_{V6}$ <sup>(2)</sup>	0.0V	-10.0000V	Null Offset
2	F000	N/A	$V_4$	$V_4$	Read Output Voltage
3	EFFE	$R_{V4}$	$V_4 + 153\mu V$	$V_4 + 305\mu V$	Adjust $R_{V4}$ until DVM reads $V_4 + 1LSB$
4	E000	N/A	$V_3$	$V_3$	Read Output Voltage
5	DFFF	$R_{V3}$	$V_3 + 153\mu V$	$V_3 + 305\mu V$	Adjust $R_{V3}$ until DVM reads $V_3 + 1LSB$
6	C000	N/A	$V_2$	$V_2$	Read Output Voltage
7	BFFF	$R_{V2}$	$V_2 + 153\mu V$	$V_2 + 305\mu V$	Adjust $R_{V2}$ until DVM reads $V_2 + 1LSB$
8	8000	N/A	$V_1$	$V_1$	Read Output Voltage
9	7FFF	$R_{V1}$	$V_1 + 153\mu V$	$V_1 + 305\mu V$	Adjust $R_{V1}$ until DVM reads $V_1 + 1LSB$
10	0000	$R_{V5}$	+9.999847V	+9.999695V	Adjust Gain

NOTES: 1. For potentiometer location see Pin Assignments. 2. External offset adjustment on DAC736.

## LINEARITY ADJUSTMENT

### Internal

If it becomes necessary to adjust the linearity of the DAC73 or DAC736 after an extended time period or for operation under temperature extremes, the 4MSB's may be user-adjusted. For optimum operation the unit should be calibrated in its operating environment. Calibration is performed by a differential linearity adjustment at the first four major carries. This method of calibration is possible since the DAC73 and DAC736 have almost no superposition error. The calibration procedure including gain, offset, and linearity adjustment is outlined in Table III. Steps 1 and 10 may be omitted for linearity adjustment only.

### External (DAC73 only)

The linearity adjustment of the first 4MSB's of the DAC73 may be accomplished externally either with potentiometers or with D/A converters. Using a DAC to adjust linearity will allow computer controlled accuracy adjustments of the DAC thus giving the capability of maintaining 16-bit accuracy over all environmental variations. Gain and offset may also be adjusted in this manner.

Eight-bit bipolar voltage output DAC's can be used for all of the adjustments. Each circuit is shown in Figure 12.

## INSTALLATION CONSIDERATIONS

To maintain the extremely-high accuracy of the DAC73 and DAC736 when installed in a system environment, careful attention must be paid to grounding and to connection resistances. Figures 13 and 14 are examples of correct connection configurations to yield maximum accuracy. The effects of various wiring and contact resistances  $R_1$ ,  $R_2$ ,  $R_3$ , and  $R_4$  are reduced or eliminated as follows.

$R_1$  appears in series with the feedback resistance and therefore introduces only a gain error that can be nulled during calibration.

$R_2$  is inside the output amplifier feedback loop and its effect will be reduced by the loop gain.

In Figure 13 for the DAC736,  $R_3$  is in series with the load



**Self-Calibrating High Resolution True 16-Bit  
 DIGITAL-TO-ANALOG CONVERTER**

**FEATURES**


- 16-BIT RESOLUTION
- SELF-CALIBRATION MAINTAINS ACCURACY OF
  - $\pm 1/2$ LSB NONLINEARITY
  - $\pm 0.00035\%$  GAIN ERROR
  - $\pm 40\mu\text{V}$  OFFSET
- UNIPOLAR OR BIPOLAR VOLTAGE OUTPUT
- DOUBLE BUFFERED FOR AN 8- OR 16-BIT BUS

} +15°C TO +45°C

**DESCRIPTION**

The DAC74 is a self-contained true 16-bit Digital-to-Analog converter designed for applications requiring high resolution and accuracy such as displays, frequency synthesizers, automated test equipment, analytical instruments, and high resolution controllers. Furthermore, in applications where equipment is inaccessible or frequent calibration is impractical the DAC74 is ideal because the self-calibration accuracy depends only on the long term stability of a heated zener reference diode.

Using self-calibration circuits, the DAC74 maintains typically  $\pm 1$ LSB total error over +15°C to +45°C! Compare this with other high resolution converters which can only maintain this accuracy over a  $\pm 2^\circ\text{C}$  or  $\pm 3^\circ\text{C}$  range. A patented microprocessor-controlled differential measurement technique is the key contributor to the DAC74's drift performance. This technique allows use of low cost hybrid and monolithic circuits to remove linearity, gain, and offset errors resulting from ambient temperature variations, component aging, and varying load conditions.



This product is covered by United States patents 4,222,107 and 4,272,760. Other patents pending may also apply upon the allowance and issuance of patents thereon. The product may also be covered in other countries by one or more international patents corresponding to the above identified U.S. patents.

## SYSTEM DESCRIPTION

The DAC74 is a self-calibrating, 16-bit digital-to-analog converter in a 5" x 7" x 0.6" (127mm x 178mm x 15.2mm) package. This D/A converter provides either a unipolar or a bipolar voltage output that is linear to within  $\pm 1/2$ LSB of the Full Scale Range (FSR). The FSR in the unipolar mode is set by the internal +10V reference. The FSR in the bipolar mode is set by the difference between the +10V and the -10V references. With respect to the internal references, the offset and gain errors are also less than  $\pm 1/2$ LSB. The settling time to  $\pm 1/2$ LSB is typically 6 $\mu$ sec for a 1LSB step.

A microprocessor-controlled calibration circuit retrims the D/A converter to this accuracy in the face of drift over temperature and time. The absolute accuracy of the calibration is dependent upon the accuracy of the internal voltage references. The drift of the reference is typically  $\pm 0.5$ ppm/ $^{\circ}$ C.

The linearity and accuracy of the DAC74 versus temperature is illustrated in Figures 1 and 2. The calibration was performed at 5 $^{\circ}$ C intervals. It can be seen that the calibration greatly increases the useful temperature range of the D/A converter.

The DAC74 (see Figure 3) consists of (1) a 16-bit, latched input main D/A converter, which performs the digital-to-analog conversion, (2) a stable, temperature-compensated voltage reference, (3) an error-measuring circuit which compares the D/A converter output to known references, and (4) a microcomputer-based controller that stores the output of the error measuring circuit and calculates correction factors for offset, gain, and linearity. The controller stores these correction factors in RAM and these are used to adjust errors when an input data word selected by the user is presented at the input to the main D/A converter.

The critical components, including the current steering switches and the laser-trimmed resistor network, are contained in a single ceramic hybrid package for improved thermal tracking. The zener reference is maintained at a constant temperature to reduce drift due to ambient temperature fluctuations.

The DAC74 is housed in a steel package which provides excellent electromagnetic shielding. The package can be mounted from either side for socket mounting or for use of ribbon cable connectors.




FIGURE 1. DAC74 Linearity versus Temperature.




FIGURE 2. DAC74 Accuracy versus Temperature.






FIGURE 3. DAC74 Block Diagram.

A user initiates a calibration by applying a negative pulse to the reset input **RES** with the **RUN CAL** input held low. After an initial system check, the **CAL** status goes low and a 2.5 second calibration cycle is started. During calibration, the external inputs are disabled and the **RUN** status is high. The D/A converter returns to the **RUN** mode at the end of the calibration cycle. **CAL** remains low in the **RUN** mode if the calibration was successful. The **RUN** status output is low during normal D/A converter operation; in this state, the external digital data inputs are routed to the main D/A converter.

### THE MAIN D/A CONVERTER

The 16 data inputs to the main D/A converter are buffered by two octal latches that are enabled by a high input to **ENMSB**. In addition, the 8LSB's are double buffered by a latch with an enable input labeled **ENLSB**. This arrangement allows transparent operation, a 16-bit interface, or an 8-bit interface. The data inputs are positive true. The MSB is labeled **D15** and the LSB is labeled **D0**. Both latches transfer their inputs to the output when the enable is high. The input data is held in the latch when the enable is low.

Four potentiometers adjust the bit currents for the 4MSB's. Two more potentiometers allow the Offset and Gain to be adjusted manually. After a calibration period of 1 year, these potentiometer adjustments may be required to trim the D/A converter to within the error

range which can be trimmed by the self-calibration circuits. The procedure is given in the Manual Calibration section.

The output operational amplifier converts the 0 to 2mA current from the bit switches into a voltage output. A 5-wire output connection to the main D/A converter is described in the Installation section. All five wires **MUST** be installed to the load as indicated to obtain the full specified accuracy.

The output connection diagrams for 0 to +10V unipolar operation or  $\pm 10V$  bipolar operation are shown in the Installation section. Jumpers must be installed to configure the main D/A converter and the calibration circuits for each of these output configurations.

### PRECISION VOLTAGE REFERENCES

The +10V and -10V references, shown in Figure 3, supply the voltage standards for calibrating the main D/A converter. The -10V reference is required only for bipolar operation. The  $\pm 10V$  references derive their outputs from a heated zener reference diode. In addition, both reference circuits are temperature compensated to cancel variations caused by drift in the other components of the reference. The accuracy of these references over temperature and time determine the accuracy of the D/A converter after calibration. These reference voltages are available for external use but the load must remain constant. Alternatively, external +10V and -10V references may be used with the DAC74.

## ERROR MEASUREMENT CIRCUIT

The error measurement circuit of the DAC74 includes an analog switch, differential instrumentation amplifier, pedestal offset D/A converter, and an analog-to-digital converter. The circuit measures a sequence of voltage pairs. The error of the main D/A converter trim is derived from the differences in each pair of voltages. For instance, the Offset error is the difference between the minus full scale D/A converter output and the minus full scale reference (RTN for unipolar and -10V for bipolar). The Gain error is the difference between the plus full scale D/A converter output and the +10V reference less 1LSB. The analog switch selects one of three sources as the input to the instrumentation amplifier. These sources are the main D/A converter output, minus full scale reference, and the plus full scale reference. The analog switch is controlled by the calibration controller.

The difference amplifier derives one of its inputs from a pedestal offset D/A converter which provides a voltage roughly comparable to the other input. The other input comes from the analog switch. During any pair of measurements, the pedestal offset D/A converter output remains the same. Since the gain of the instrumentation amplifier is 512, small differences ( $20\mu\text{V}$ ) in the voltage pair are detected by the analog-to-digital converter connected to the output of the difference amplifier. The input to the pedestal offset D/A converter is set to the same value as that sent to the main D/A converter so that the high gain difference amplifier will stay within its linear range. The accuracy of the pedestal offset D/A converter does not affect the calibration accuracy.

The 10-bit analog-to-digital converter translates the output of the difference amplifier into a digital code for the microcomputer-based controller. Only the difference in the readings between a pair of measurements is used by the controller. The Gain and Offset of this 10-bit analog-to-digital converter are preset at the factory. The control signals to the A/D converter are generated by the controller during a calibration cycle.

## CALIBRATION CONTROLLER

The Calibration Controller consists of a microcomputer which has three functions: (1) interpret commands from the control inputs and terminal interface, (2) conduct measurements by sending control signals to the error measurement subsystem, and (3) calculate the trims to be sent to the trim D/A converters. In the RUN mode, the microcomputer is idle; in fact, it can be turned off to reduce noise by asserting the MPUOFF control input high or leaving it open. The user may initiate a calibration cycle with a negative pulse to the  $\overline{\text{RES}}$  control input with the MPUOFF and the RUN/ $\overline{\text{CAL}}$  control inputs both low. At the end of the pulse to  $\overline{\text{RES}}$ , the  $\overline{\text{RUN}}$  status output goes high indicating the main D/A converter is no longer under user control. As discussed in the Manual Calibration section, the CAL output goes low indicating that the calibration process is underway. At the end of the calibration, the RUN status will return low. If and only if the calibration succeeds, the  $\overline{\text{CAL}}$  status will remain low.

The two status outputs RUN and CAL are open-collector TTL outputs (7406) which can drive an LED indicator directly. At the end of the calibration, the controller automatically returns to the RUN mode and control of the main D/A converter inputs is returned to the user.

The Offset is first adjusted with respect to the minus full scale reference. Then a sequence of four differential linearity measurements are conducted on the four MSB's of the D/A converter. Starting with the LSB of these four bits, each bit is trimmed to be linear with respect to all the lesser significant bits. After the linearity is established, a final gain correction is made with respect to the full scale reference. If the calibration fails, either a component has failed, or the internal drift of the system has exceeded the range of the trim circuit. If calibration under normal operating conditions fails, adjustments of eight potentiometers must be made to restore the D/A converter to its original accuracy. A detailed description of the calibration procedure is contained in the Manual Calibration section.

The trim circuits of the DAC74 consist of 16 RAM locations, Linearity/Offset trim D/A converter, and a Gain trim D/A converter. As shown in the block diagram, the RAM address inputs are taken from either a latch connected to the controller bus or from the four MSB's of the data input to the main D/A converter. In the RUN mode, the four inputs from the main D/A converter select one of 16 digital codes. The 8-bit code selected by the address inputs constitutes the sum of the corrections for the Offset error and the sum of the bit errors for those bits of the upper four which are logic ones. For instance, the RAM location 0 contains the digital code for just the Offset correction since none of the upper four bits are turned on. The RAM location 8 contains the digital code for the sum of the Offset correction and the correction for the MSB error. During calibration, the controller addresses the RAM. It first zeros the RAM and then adds the correction for the Offset error to all the RAM locations. Then the corrections for the bit errors are added to those locations which have that bit turned on. For instance, the correction for the MSB is added to all locations whose address starts with one (1XXX). The 8-bit digital code from the RAM is the input to the Offset/Linearity trim D/A converter. The output of the trim D/A converter makes a slight adjustment in the total current of the main D/A converter (one part in 2048). The maximum trim in the unipolar mode is  $\pm 2.44\text{mV}$ . With an 8-bit resolution trim D/A converter, the minimum possible trim is  $1/8\text{LSB}$  or  $0.019\text{mV}$  at the main D/A converter output.

A final Gain trim is made by sending a separate 8-bit trim word to the Gain D/A converter. The Gain error is the deviation of the full scale output from the full scale reference (+10V -1LSB). The maximum and minimum correction range in the full scale output are the same as the linearity/offset maximum and minimum,  $2.44\text{mV}$ .



# SPECIFICATIONS

## ELECTRICAL

T<sub>A</sub> = 25°C, rated power supplies and after 30 minute warm-up unless otherwise noted.

MODEL	DAC74			UNITS
	MIN	TYP	MAX	
<b>DIGITAL INPUT</b>				
Resolution			16	Bits
Voltage Levels				VDC
Logic 1, V <sub>IH</sub>	+2		+5.5	VDC
Logic 0, V <sub>IL</sub>	0		+0.8	VDC
Current				μA
D0-D15, ENLSB, ENMSB (SN74LS373)			20	μA
I <sub>IH</sub> , V <sub>I</sub> = 2.7V			-0.4	mA
I <sub>IL</sub> , V <sub>I</sub> = 0.4V				μA
RES, RUN/CAL, UNIPOLAR CAL			16	μA
I <sub>IH</sub> , V <sub>I</sub> = 2.4V			-1.6	mA
I <sub>IL</sub> , V <sub>I</sub> = 0.4V				μA
MPUOFF (inc. 10kΩ pullup)			-0.3	mA
I <sub>IH</sub> , V <sub>I</sub> = 2.4V			-2.1	mA
I <sub>IL</sub> , V <sub>I</sub> = 0.4V				μA
<b>ANALOG OUTPUT</b>				
Ranges, Unipolar		0 to +10		V
Bipolar		±10		V
Output Impedance (DC)		0.03	0.05	Ω
Short Circuit to Common (Duration)		Indefinite		Ω
Load Current	±5			mA
Settling Time (to ±1/2LSB)				μsec
20V Step		20	50	μsec
1LSB Step(1)			10	μsec
Slew Rate		18		V/μsec
Noise				μV, rms
Voltage, Bipolar			10	μV, p-p
0.1Hz to 10Hz			70	μV, rms
10Hz to 100Hz				μV, rms
<b>DIGITAL OUTPUT</b>				
Open Collector (SN7406)				mA
(with 10kΩ Pullup)				mA
Voltage Levels	+2.4		+0.4	V
Logic 1				V
Logic 0				V
Current (with 10kΩ Pullup)			1	mA
CAL, RUN			-15	mA
I <sub>OH</sub>				mA
I <sub>OL</sub>				mA
<b>TRANSFER CHARACTERISTICS AFTER SELF-CALIBRATION CYCLE</b>				
Accuracy(2)				% of FSR(3)
Total Error			±0.0015	% of FSR
Unipolar			±0.0015	LSB
Bipolar			±1/2	% of output
Linearity Error			±0.00035	% of output
Gain, Error, Unipolar			±0.00035	μV
Bipolar			±40	μV
Offset Error, Unipolar			±80	ppm/°C
Bipolar				ppm/°C
Monotonicity after Calibration, 16 bits		Guaranteed		
<b>DRIFT</b>				
Total Error Drift (includes gain, offset and linearity drift(4))				ppm of FSR/°C
Unipolar		±4	±9	ppm of FSR/°C
Bipolar		±5	±11	ppm of FSR/°C
Total Error over Temp Range				% of FSR
Voltage, Unipolar (0°C to 70°C)			±0.06	% of FSR
Bipolar			±0.06	% of FSR
Voltage, Unipolar (+15°C to +45°C)			±0.013	% of FSR
Bipolar			±0.013	% of FSR
Gain (exclusive of reference drift)		±2	±5	ppm/°C
Offset (exclusive of reference drift)				ppm of FSR/°C
Unipolar		±0.5	±1	ppm of FSR/°C
Bipolar		±2	±3	ppm of FSR/°C
Differential Linearity over Temperature		±1	±2	ppm of FSR/°C
Linearity Error over Temperature		±1	±2	ppm of FSR/°C
<b>PRECISION 10V REFERENCES</b>				
Voltage(5)	±9.9995	±10.00	±10.0005	V
Drift vs Temperature		±0.5	±1	ppm/°C
External Current(6)			±4	mA

## MECHANICAL



### NOTES:

- Leads in true position within 0.015" (0.38mm) R at MMC at seating plane.
- Holes in true position within 0.015" (0.38mm) R at MMC.


CASE MATERIAL: Epoxy coated steel  
 LABEL: Metal foil  
 WEIGHT: 20oz. (257gm.) max.  
 PIN: Gold Flashed  
 Mating Connectors shipped with DAC74:  
 AMP86418-1 20 pin, P1 Test Interface  
 AMP1-86418-8 34 pin, P2 Digital  
 AMP86418-2 40 pin, P3 Analog

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	6.980	7.020	177.29	178.31
B	4.980	5.020	126.49	127.51
C	.550	.600	13.97	15.24
D	.022	.028	.56	.71
E	1.112 BASIC		28.24 BASIC	
F	4.150 BASIC		105.41 BASIC	
G	.100 BASIC		2.54 BASIC	
H	2.837 BASIC		71.98 BASIC	
J	.353	.373	8.97	9.47
K	.308	.328	7.82	8.33
L	.100 BASIC		2.54 BASIC	
M	.143	.183	3.63	4.65
N	.573	.613	14.55	15.57
P	.730	.770	18.54	19.56
Q	.900 BASIC		22.86 BASIC	
R	1.200 BASIC		30.48 BASIC	
S	1.600 BASIC		40.64 BASIC	
T	3.600 BASIC		91.44 BASIC	
U	1.900 BASIC		48.26 BASIC	
V	.020	.040	.51	1.02
W	.267	.287	6.78	7.29
Y	.831	.851	21.11	21.62
Z	.430	.470	10.92	11.94
AA	.293	.333	7.44	8.46
AB	.240	.260	6.10	6.60
AC	.565	.585	14.35	14.86

## ELECTRICAL (CONT)

MODEL	DAC74			UNITS
	MIN	TYP	MAX	
<b>STABILITY, LONG TERM</b>				
Gain (exclusive of reference)		±30		ppm/10 <sup>3</sup> hr
Offset (exclusive of reference)				
Unipolar		±5		ppm of FSR/10 <sup>3</sup> hr
Bipolar		±30		ppm of FSR/10 <sup>3</sup> hr
Linearity		±0.25	±0.5	LSB/10 <sup>3</sup> hr
Precision 10V References		±20		ppm/10 <sup>3</sup> hr
<b>POWER SUPPLY SENSITIVITY</b>				
Unipolar Offset				
+15V and -15V Supplies		±0.0001		% of FSR/%Vs
+5V Supply		±0.0001		% of FSR/%Vs
Bipolar Offset				
+15V and -15V Supplies		±0.0004		% of FSR/%Vs
+5V Supply		±0.0001		% of FSR/%Vs
Gain				
+15V and -15V Supplies		±0.001		% of FSR/%Vs
+5V Supply		±0.0005		% of FSR/%Vs
<b>POWER SUPPLY REQUIREMENTS</b>				
Range	±14.5, +4.75	±15, +5	±15.5, +5.25	V
Supply Drain, ±15VDC (not including output load)			200	mA
Current Surge, +15V Supply(?) +5VDC Supply			400	mA
			800	mA
<b>TEMPERATURE RANGE</b>				
Self-calibration Operation	+15		±45	°C
Drift Specification	0		+70	°C
Storage	-55		+100	°C
<b>TIMING SPECIFICATIONS</b>				
Control and Status Timing <sup>(8)</sup>				
t <sub>on</sub>	50			msec
t <sub>RES</sub>	14			μsec
t <sub>IN</sub>			500	μsec
t <sub>db</sub>		100		μsec
t <sub>d1</sub>		100		μsec
t <sub>RUN</sub> (self-cal mode)		2.5	3	sec
t <sub>RUN</sub> (service mode)		300	350	msec
Data Input Timing				
t <sub>ENLSB</sub> , t <sub>ENMSB</sub> (pulse width t <sub>w</sub> )	15			nsec
t <sub>su</sub> (data input setup time)	20			nsec
t <sub>h</sub> (data input hold time)	10			nsec

## MECHANICAL (CONT)



Screws holding the package together are covered by the top label (not shown). If the package must be opened, the top label must be peeled back at the corners. The package is mounted through inserts in the corners when the connectors are mounted pins-down or through the two holes in the center of the package when the connectors are mounted pins-up.

Manual calibration potentiometers are located on one end of the package. The potentiometers are accessed by peeling off the label on the edge of the package.


### NOTES:

- 1LSB at 16 bits = 0.00152% of FSR. = 15.2ppm of FSR, 152μV unipolar, 304μV bipolar.
- Self-calibration can operate over +15°C to +45°C. DAC74 meets these specifications after the calibration cycle. These assume that the ±10V references have been adjusted to ±10.0000V ±10μV after 30-minute warm-up.
- FSR means Full Scale Range and is 20V for bipolar and 10V for unipolar.
- DAC74 will operate as a D/A converter over 0°C to +70°C. Self-calibration feature may be out of correctable range over a temperature range wider than +15°C to +45°C.
- Manually adjustable to +10.00000 and -10.00000 after 30-minute warm-up.
- Maximum with constant load for no degradation of specifications.
- The heater current of the heated zener reference momentarily causes the initial power-up current of the +15V supply to approach 400mA. The +15V supply current then tapers to less than 200mA within 3 seconds.
- See Operation section for timing diagrams.


## PIN CONFIGURATION

Connector P1 is a special service and test connector used by the factory. P2 is the Digital I/O connector containing the 16 input lines to the D/A converter, the control and status signals, and the +5V supply pins. Connector P3 contains all analog function pins for output, output sense, references, options, analog test points, and ±15V power supply input.


The DAC74 is delivered complete with mating connectors for printed circuit mounting.



### CONNECTION DIAGRAM - UNIPOLAR



### CONNECTION DIAGRAM - BIPOLAR



# DESCRIPTION OF PIN FUNCTIONS

## CONNECTOR P1

Connector P1 is a test connector used by the factory. It is not described in this data sheet.

## CONNECTOR P2 (Digital Signal Connector)

Pin No.	Designation	Function
1	+5V <sub>IN</sub>	+5V supply input. Connected internally to pin 34.
2	DIGITAL COMMON	+5V supply return. Connected internally to pins 12, 16, 17, 18, 19, 33.
3 through 10	D1, D3, D5, D7, D9, D11, D13, D15	Data input to the Main D/A. D15 is the MSB. Logic 1 is a high input logic level.
11	ENMSB	Enable for the data input latches. Controls the MSB byte latch and the 2nd latch in the double-buffered LSB byte. Level triggered on high level.
12	DIGITAL COMMON	+5V supply return.
13	RUN/ <u>CAL</u>	Control input. Low input for SELF-CALIBRATION mode. High input for SERVICE, the manual calibration mode.
14	MPU OFF	Controls microprocessor oscillator. Low - ON, High - OFF. Must be low for 50msec before RES is asserted.
15	RES	Control input. Resets the DAC74 controller and subsequently causes the RAM to be cleared and "calibration" or "service" to begin. Input is a logic 0 (low) pulse with 14μsec minimum width.
16, 17, 18, 19	DIGITAL COMMON	+5V supply return.
20	<u>CAL</u>	Status Output. Informs the user if calibration failed. Logic low means calibration successful.
21	<u>IRQ</u>	An internal microprocessor control input. Not used by user.
22	<u>RUN</u>	Status Output. This is high during the time the calibration controller has control of the main D/A converter.
23	KEY	This pin may be used to key the module to protect against incorrect plug-in alignment.
24	ENLSB	Enable input for LSB byte latch. Level triggered on high level.
25 through 32	D14, D12, D10, D8, D6, D4, D2, D0	Data input to the main D/A. D0 is the LSB. Logic 1 is high logic level.
33	DIGITAL COMMON	+5V supply return.
34	+5V <sub>IN</sub>	+5V supply input.

## CONNECTOR P3 (Analog Connector)

Pin No.	Designation	Function
1, 2	NC	No connection.
3	-15V <sub>IN</sub>	-15V supply input. Connected internally to pin 38.
4	+15V <sub>IN</sub>	+15V supply input. Connected internally to pin 37.
5, 6	ANALOG COMMON	Return for ±15V supply. Connected internally to pins 35 and 36.
7, 8	RTN	Analog return for the analog output. Connected internally to pins 33 and 34.
9	UNIPOLAR RTN SENSE	Unipolar Return Sense. Analog load sense for unipolar output configuration.
10	BIPOLAR RTN SENSE	Bipolar Return Sense. Analog load sense for bipolar output configuration.
11	CAL SENSE	Calibration Sense. A connection to sense the D/A output at the load and provide an input to the error measurement circuit.
12	CURRENT OUTPUT	A connection to the current output of the bit switches. Used to connect Bipolar Offset, pin 29.
13	BIPOLAR GAIN	Connection to scale the output amplifier for bipolar output range (-10 to +10V) and to provide a sense input from the load.
14	NC	No connection.
15	UNIPOLAR OFFSET TRIM (OFFSET DAC)	Connects an internal trim network to pin 16 for unipolar operation. This network is factory set.
16	OFFSET TRIM (OFFSET DAC)	Offset trim input connection to the pedestal offset D/A converter.
17	UNIPOLAR GAIN TRIM (OFFSET DAC)	Gain trim input connection to the pedestal offset D/A converter for unipolar operation.
18	<u>UNIPOLAR CAL</u>	A digital option line selecting the software routine calibrating the main D/A converter for the bipolar or unipolar configuration.
19	VOLTAGE OUT (OFFSET DAC)	Analog output of the pedestal offset D/A converter.
20	UNIPOLAR GAIN (OFFSET DAC)	Connects the pedestal offset D/A converter for 0 to +10V output range. Connect to pin 19.
21	BIPOLAR GAIN (OFFSET DAC)	Connects the pedestal offset D/A converter for -10V to +10V output range. Connect to pin 19.
22	-10V <sub>REF</sub> OUT	-10V precision reference output.
23	-F.S. REF (ALL BITS OFF)	Minus Full Scale input to analog switch of error measurement circuit. Connect to pins 7, 8, 33, 34 for unipolar. Connect to pin 22 for bipolar.
24	BIPOLAR GAIN	Gain trim input connection to the pedestal offset D/A converter for bipolar operation. Connect to pin 25.



## POWER SUPPLY CONNECTIONS

A typical configuration is shown in Figure 5. Regardless of the local grounding, bring two separate return lines from the common near the power supplies to the DAC74. Connect one to Digital Common and the other to Analog Common. The load return line should be connected only to RTN (pins 7, 8, 33, 34) on P3 as shown in the unipolar and bipolar Connection Diagrams. Other connections to local grounds should be made with caution as they may cause ground loops which induce undesirable voltages at the common return points. The case is tied internally to Analog Common. Normally it should not be connected to any local grounds. Besides the power supply connections, other connections to the DAC74 should be limited to the digital inputs with a single digital current return and the 5-wire connection to the load. The external connections should be made so as to minimize the conduction paths to external noise sources. Internal bypass capacitors are included in the DAC74; no other bypass is needed nor recommended.

The power supply voltages may be sequenced on or off in any order provided that the power supply inputs have no transient voltages of polarity opposite to the normal DC input with respect to Analog or Digital Common.

The power supply requirements are listed below. During power-up, an initial surge of 400mA is required by the +15V supply input.

Input Voltage	+5V	+15V	-15V
Current, max	800mA	200mA	200mA
typ	500mA	150mA	150mA

## Precautions

1. Provide all three grounds before applying voltage to either the power supply inputs or the signal inputs.
2. Avoid static discharge during handling and installation. Store the DAC74 in a conductive package.
3. Use short pairs of wire close together to minimize electromagnetic pickup.

In very noisy environments, separate floating supplies may be needed to power the DAC74. These supplies and their common returns should be connected only to the DAC74. Some experimentation with extra shielding and alternative return configurations may be necessary in extreme circumstances.

## OUTPUT CONNECTION

The output connection for unipolar and bipolar operation are shown in the Connection Diagrams. For either unipolar or bipolar, it is very important to provide both a current-carrying wire and a sense wire to both sides of the load in order to minimize the errors caused by induced potentials and losses in the wiring to the load. The fifth wire, CAL SENSE, returns the output voltage at the load to the error measurement circuit. In a noisy environment these wires should be enclosed in a shield that is connected only to the RTN pins of the DAC74. The return line from the load to the RTN pin of the DAC74 must be separate from other grounds in order to avoid potential drops due to shared current paths. The resistance of this path must be low so that the voltage drop is less than  $20\mu\text{V}$ . For example, at 5mA one foot of 16-gauge copper wire ( $4\Omega/1000\text{ft.}$ ) produces a  $20\mu\text{V}$  drop.




FIGURE 5. Power Supply and Common Connections.



**Unipolar Connection.** The output connections and jumpers are listed below. The pin numbers refer to the analog connector P3. The first five connections constitute the 5-wire connection to the load.

<u>Connection</u>	<u>Purpose</u>
30 to load (top)	<b>DAC VOLTAGE OUTPUT</b> Output connection to the load.
28 to load (top)	<b>UNIPOLAR GAIN</b> Output sense to the inverting input of the output amplifier. Sets unipolar range.
7 to load (bottom)	<b>RTN</b> Current return from the load. This return impedance must be low - equivalent of 16-gauge wire.
9 to load (bottom)	<b>UNIPOLAR RETURN SENSE</b> Return sense to the noninverting input of the output amplifier.
11 to load (top)	<b>CAL SENSE</b> Input to the error measurement circuit from the load.
33 to 6	<b>RTN TO ANALOG COMMON</b> Connect common returns. This jumper is essential to prevent damage to the internal reference.
23 to 34	<b>-F.S. REF (ALL BITS OFF)</b> Set minus full scale to 0 volts. Keep as short as possible.
29 to 34	<b>BIPOLAR OFFSET TO RTN</b> Maintain the same current drain on the +10 volt reference as bipolar connection.
26 to 25	<b>+10V REF OUT TO +10V REF IN</b> Keep as short as possible.
15 to 16	<b>UNIPOLAR OFFSET TRIM TO OFFSET TRIM</b> Connect offset trim to offset adjust input of the pedestal offset D/A converter.
17 to 25	<b>UNIPOLAR GAIN TRIM (OFFSET DAC) to +10 VOLT REF</b> Connect the full scale gain reference of pedestal offset D/A converter.
19 to 20	<b>VOLTAGE OUT (OFFSET DAC) output to UNIPOLAR GAIN (OFFSET DAC)</b> Return sense to inverting input of the pedestal offset D/A converter.
18 to digital common	<b>UNIPOLAR CAL to DIGITAL COMMON</b> Set software to unipolar mode.
31 to 25	<b>+F.S. REF to +10V REF IN.</b>

**Bipolar Connection.** The output connections and jumpers for bipolar operation are listed below. The pin numbers refer to the analog connector P3. The first five connections constitute the 5-wire connection to the load.

<u>Connection</u>	<u>Purpose</u>
30 to load (top)	<b>DAC VOLTAGE OUTPUT</b> Output connection to the load.
13 to load (top)	<b>BIPOLAR GAIN</b> Sense to the inverting input of the output amplifier. Sets bipolar range.
7 to load (bottom)	<b>RTN</b> Current return from the load. This return impedance must be low - equivalent of 1 foot 16-gauge wire for 5mA output.
10 to load (bottom)	<b>BIPOLAR RETURN SENSE</b> Return sense to the noninverting input of the output amplifier.
11 to load (top)	<b>CAL SENSE</b> Input to the error measuring circuit from the load.
32 to 7	<b>CMR to RTN</b> Match the equivalent impedance to RTN for both inputs of output amplifier for the bipolar configuration.
7, 8, 33, 34	<b>RTN</b> Tied together internally.
33 to 6	<b>RTN to ANALOG COMMON</b> Connect common returns. This jumper is essential to prevent damage to the internal references.

<u>Connection</u>	<u>Purpose</u>
23 to 22	-F.S. REF (ALL BITS OFF) to -10V REF OUT Set minus Full Scale to -10 volts. Keep as short as possible.
29 to 12	BIPOLAR OFFSET to CURRENT OUTPUT Bipolar offset for output amplifier.
26 to 25	+10V REF OUT to +10V REF IN Keep as short as possible.
16 to 25	OFFSET TRIM (OFFSET DAC) to +10V REFERENCE IN Connect bipolar offset of the pedestal offset D/A converter to +10V REF.
24 to 25	BIPOLAR GAIN TRIM (OFFSET DAC) to +10V REF Connect the Full Scale gain reference of the pedestal offset D/A converter.
19 to 21	VOLTAGE OUTPUT (OFFSET DAC) to BIPOLAR GAIN (OFFSET DAC) Return sense to inverting input of the pedestal offset D/A converter.
31 to 25	+F.S. REF to +10V REF IN.

Internally Connected Pins. The following pins are connected internally:

<u>Function</u>	<u>Pin No.</u>
DIGITAL COMMON	2, 12, 16, 17, 18, 19, 33
+5V <sub>IN</sub>	1, 34
ANALOG COMMON	5, 6, 35, 36
+15V <sub>IN</sub>	4, 37
-15V <sub>IN</sub>	3, 38
RTN	7, 8, 33, 34

## DIGITAL INPUTS

Data inputs D0 - D15 and enable inputs, ENMSB and ENLSB, are low power Schottky (74LS373). Control inputs RES, RUN/CAL and UNIPOLAR CAL are standard TTL inputs. MPUOFF is a standard TTL input with a 10k $\Omega$  pullup resistor connected to +5V volts.

Timing specifications on the digital inputs are listed in the Specifications table and discussed in the Operation section.

## OPERATION

DAC74 data inputs, control signals, and status lines are shown in Figure 6. MPUOFF will usually be tied to DIGITAL COMMON permitting the internal crystal oscillator to run continuously. However, one may wish to control the oscillator to remove all possible sources of noise during D/A converter operation. MPUOFF must be asserted low 50msec before the RES pulse is asserted.

The RES line resets the calibration controller and starts controller operation when it returns high after being asserted low for at least 14 $\mu$ sec.

RUN/CAL is a mode control line. When high, RUN/CAL enables the controller to set up the SERVICE mode. In this mode, the user performs a coarse manual adjustment of the D/A converter. When RUN/CAL is low, the controller is informed to set up the SELF-CALIBRATION mode, the normal mode of operation.

Data input latches are level-triggered by ENSMB and ENLSB. These are used to strobe-in data from an 8-bit bus with D0 through D7 connected to D8 through D15

respectively. For 16-bit bus operation ENLSB can be permanently connected to +5V. Since all three latches are octal transparent latches (74LS373), their inputs may be transferred directly to their outputs by setting their respective enable inputs high. The table below indicates four common interfaces. A high input refers to a logic 1 input (2V to 3.5V) and a low input refers to a logic 0 input (0V to 0.8V).

Mode	ENMSB	ENLSB	Description
Transparent	High	High	Inputs are transferred directly to the MAIN D/A converter.
16-bit interface	Positive Pulse	High	All 16 bits are latched at the end of the ENMSB pulse.
8-bit interface	Low	Positive Pulse	Capture 8LSB's from the data bus in low byte buffer.
8-bit interface	Positive Pulse		Transfer 8MSB's from the data bus and transfer latched 8LSB's to the MAIN D/A converter at the end of the pulse.

The three-state output in the second rank of latches is disabled by RUN, a status output signal, during the time the calibration controller has control of the main D/A converter.

## INITIAL SETUP

It is necessary to trim the +10V and -10V reference as close to 10V as possible using the potentiometers located at the edge of the module. The procedure is described in Manual Calibration section.

It should not be necessary to manually adjust OFFSET, GAIN, and LINEARITY on units received from the factory. However, after a year or more of operation it may be necessary to adjust these parameters to within the range which can be trimmed by the self-calibration circuits. The manual adjustment procedure is described in the Manual Calibration section. It is important that either the load be connected or that a dummy load be switched in during calibration or adjustment.

### Self-Calibration Mode

After power-up, a 1/2-hour warm-up period must be allowed. This permits the heated zener reference and other critical circuits to stabilize.

The next step is to initiate the SELF-CALIBRATION routine. Self-calibration is initiated by providing a pulse (low, 14 $\mu$ sec min) from the host equipment to the  $\overline{\text{RES}}$  line. Self-calibration typically takes 2-1/2 seconds.  $\overline{\text{CAL}}$  and  $\overline{\text{RUN}}$  inform the user on the internal status of the calibration controller. The operation of these is best explained by a timing diagram, Figure 7.

Upon application of the reset pulse,  $\overline{\text{CAL}}$  goes (or remains) low and goes high about 100 $\mu$ sec after  $\overline{\text{RES}}$  is returned high.  $\overline{\text{CAL}}$  remains high for 500 $\mu$ sec maximum. If it remains high, self-calibration has failed. If it goes low, self-calibration will be successful. The fact that calibration has failed means that either a noise transient has interfered with system operation or that the maximum correction factors have been used and that the main D/A

converter cannot be corrected to within specification. However, the converter will still operate. It will be necessary to perform manual adjustments described in the Manual Calibration section.

$\overline{\text{RUN}}$  goes high about 100 $\mu$ sec after the  $\overline{\text{RES}}$  pulse returns high and remains high until all calibration controller operations are complete and control of the main D/A converter is returned to the digital data inputs. It is important to be aware of two facts during self-calibration: (1) the main D/A converter is being exercised, its output is moving and changing the voltage on the load; and (2) the three-state output enable of the main D/A converter input latches is held high by  $\overline{\text{RUN}}$  thereby disconnecting the data inputs from the main D/A converter.

### Service Mode

Before one can manually adjust the GAIN, OFFSET and LINEARITY of the DAC74, it must be put in a mode called the SERVICE mode. This is accomplished by switching  $\overline{\text{RUN/CAL}}$  high and asserting a pulse on the  $\overline{\text{RES}}$  line. The result of going into this mode is that all corrections in the RAM are set to zero before control is returned to the user data input lines.

The timing is illustrated in Figure 7.  $\overline{\text{CAL}}$  does not return low as it did in the SELF-CALIBRATION mode but remains high.  $\overline{\text{RUN}}$  returns low indicating that control has been returned to the data inputs.  $\overline{\text{RUN}}$  time is about 300msec. Manual calibration may proceed as described in the Manual Calibration section.




FIGURE 6. DAC74 Inputs.




FIGURE 7. Self-Calibration Mode Timing.




FIGURE 8. Service Mode Timing.




FIGURE 9. Control Timing Diagram.

## Full Automatic Control

If the user wishes to automatically control the total operation of the DAC74 including the SERVICE mode as well as the SELF-CALIBRATION mode, additional timing considerations apply. An additional timing diagram is shown in Figure 8. Note that the MPUOFF must be asserted low 50msec before  $\overline{\text{RES}}$  is asserted and the RUN/ $\overline{\text{CAL}}$  must be asserted within 500 $\mu$ sec of the time that the  $\overline{\text{RES}}$  pulse returns high.

## MANUAL CALIBRATION

Manual adjustment of the DAC74 is accomplished by eight potentiometers located at one end of the package. Space for screwdriver access must be provided on the mounting surface. A label marked "REFER TO MANUAL BEFORE REMOVING LABEL" must be removed from the end of the package to access the potentiometers.

### 10V Reference Adjustment

After the DAC74 has been installed, the load connected, and a 1/2-hour warm-up period has elapsed, the references may be adjusted. The reference voltages should be set to 10V,  $\pm 10\mu\text{V}$ .

A 6-1/2 digit voltmeter, which has been calibrated as accurately as possible may be used to adjust the reference and coarse calibrate the D/A converter.

### ADJUSTMENT PROCEDURE

1. Connect the voltmeter between the +10V REF OUT pin (26) and an ANALOG COMMON pin (5, 6, 35, 36). Adjust the +10V REF potentiometer to obtain a reading of 10.00000V,  $\pm 10\mu\text{V}$ .
2. Connect the voltmeter to the -10V REF OUT pin (22) and adjust the -10V REF potentiometer to read -10.00000V,  $\pm 10\mu\text{V}$ . Needed for bipolar only.

Note: If these reference voltages are to be used to provide references to other circuits, those loads must be connected before the above adjustments are made. External reference loads must remain constant for accurate operation of the DAC74.

### Coarse Calibration of the Main D/A Converter.

The self-calibration controller can correct main D/A errors within a limited range. If the gain, offset or linearity shift due to initial installation environment, such as load return wire voltage drops, power supply voltage line regulation, or component aging, a manual coarse adjustment will be necessary. These six adjustments are made using potentiometers at the edge of the DAC74 package.

Coarse adjustments bring the errors of the DAC74 to within the operating range of the self-calibration circuit. It is sufficient to adjust the DAC74 output to within nominal values.

### ADJUSTMENT PROCEDURE

After the DAC74 had been installed, the load connected, a 1/2-hour warm-up period has elapsed, and the reference voltages have been set, manual calibration may proceed.

Put the DAC74 into the SERVICE mode as described in the Service Mode section.

Adjustments will be made in the following order: OFFSET, preliminary GAIN, 4MSB's (LINEARITY), and final GAIN. Output voltage readings will be different for bipolar and unipolar configurations. Table I shows the data word to be strobed into DAC74, the potentiometer to be adjusted, and the output reading to be attained for unipolar and bipolar configurations.

After these adjustments are made, put the DAC74 in the SELF-CALIBRATION mode as described in the Self-Calibration Mode section. The DAC74 is now ready for normal operation.

TABLE I. Calibration Voltages.

Step	Data Input Word (hex)	Adjust Potentiometer	D/A Output Reading	
			Unipolar	Bipolar
1	0000	OFFSET	0.0000V, $\pm 50\mu\text{V}$	-10.0000V, $\pm 100\mu\text{V}$
2	0800	GAIN	0.3125V, $\pm 50\mu\text{V}$	-9.3750V, $\pm 100\mu\text{V}$
3	1000	D12	0.6250V, $\pm 50\mu\text{V}$	-8.7500V, $\pm 100\mu\text{V}$
4	2000	D13	1.2500V, $\pm 50\mu\text{V}$	-7.5000V, $\pm 100\mu\text{V}$
5	4000	D14	2.5000V, $\pm 50\mu\text{V}$	-5.0000V, $\pm 100\mu\text{V}$
6	8000	D15	5.0000V, $\pm 50\mu\text{V}$	0.0000V, $\pm 100\mu\text{V}$
7	FFFF	GAIN	9.99985V, $\pm 50\mu\text{V}$	-9.9997V, $\pm 100\mu\text{V}$

## OPERATIONAL CHECKLIST

1. Be sure that all pins and jumpers are connected properly as discussed and illustrated in the Installation section. Careful layout and shielding is necessary to keep digital noise out of the analog circuits.
2. The load return line from the load to RTN (pin 7, P3) must have less than 20 $\mu\text{V}$  voltage drop across its length for proper operation. See Installation section.
3. Be sure and wait about 1 1/2-hour for warm-up.
4. Check power supply voltages at the module pins.  
+15V and -15V,  $\pm 0.5\text{V}$   
+5V,  $\pm 0.25\text{V}$
5. Check +12V and -12V voltages generated internally.  
+12V,  $\pm 0.6\text{V}$  pin 39, P3  
-12V,  $\pm 0.6\text{V}$  pin 40, P3
6. Check +10V and -10V references. The D/A converter accuracy is directly dependent on these voltages. See Adjustment Procedure in the Manual Calibration section.  
+10.00000V,  $\pm 10\mu\text{V}$  pin 26, P3  
-10.00000V,  $\pm 10\mu\text{V}$  pin 22, P3
7. Check MPUOFF (pin 14, P3) to be sure it is low. It must be low for at least 50msec before attempting self-calibration.
8. Be sure UNIPOLAR CAL (pin 18, P3) is high for bipolar operation or low for unipolar operation.
9.  $\overline{\text{RES}}$  pulse must be at least 14 $\mu$ sec wide.
10. If CAL status does not return low during an automatic self-calibration, the D/A converter may be out of tolerance. Adjust it using the procedure in the Manual Calibration section. An unsuccessful self-calibration can result from a voltage or current transient in the D/A converter system. Attempt a second self-calibration.



# DAC80 DAC80P

## Monolithic 12-Bit DIGITAL-TO-ANALOG CONVERTERS

### FEATURES

- INDUSTRY STANDARD PINOUT
- LOW POWER DISSIPATION: 345mW
- FULL  $\pm 10V$  SWING WITH  $V_{CC} = \pm 12VDC$
- DIGITAL INPUTS ARE TTL- AND CMOS-COMPATIBLE
- GUARANTEED SPECIFICATIONS WITH  $\pm 12V$  AND  $\pm 15V$  SUPPLIES
- SINGLE-CHIP DESIGN
- $\pm 1/2LSB$  MAXIMUM NONLINEARITY,  $0^{\circ}C$  to  $+70^{\circ}C$
- GUARANTEED MONOTONICITY,  $0^{\circ}C$  to  $+70^{\circ}C$
- TWO PACKAGE OPTIONS: Hermetic side-brazed ceramic and low-cost molded plastic
- SETTLING TIME:  $4\mu s$  max to  $\pm 0.01\%$  of Full Scale

### DESCRIPTION

This monolithic digital-to-analog converter is pin-for-pin equivalent to the industry standard DAC80, first introduced by Burr-Brown. Its single-chip design includes the output amplifier and provides a highly stable reference capable of supplying up to 2.5mA to an external load without degradation of D/A performance.


This converter uses proven circuit techniques to provide accurate and reliable performance over temperature and power supply variations. The use of a buried zener diode as the basis for the internal reference contributes to the high stability and low noise of the device. Advanced methods of laser trimming result in precision output current and output amplifier feedback resistors, as well as low integral and differential linearity errors. Innovative circuit design enables the DAC80 to operate at supply voltages as low as  $\pm 11.4V$  with no loss in

performance or accuracy over any range of output voltage. The lower power dissipation of this 118-mil by 121-mil chip results in higher reliability and greater long term stability.

Burr-Brown has further enhanced the reliability of the monolithic DAC80 by offering a hermetic, side-brazed, ceramic package. In addition, ease of use has been enhanced by eliminating the need for a +5V logic power supply.

For applications requiring both reliability and low cost, the DAC80P in a molded plastic package offers the same electrical performance over temperature as the ceramic model. The DAC80P is available with either voltage or current output.

For designs that require a wider temperature range, see Burr-Brown models DAC85H and DAC87H. For designs that require complementary coded decimal inputs, see Burr-Brown model DAC80-CCD-V (-1).



# SPECIFICATIONS

## ELECTRICAL


Typical at +25°C and  $\pm V_{CC} = 12V$  or  $15V$  unless otherwise noted.

MODEL	DAC80			UNITS
	MIN	TYP	MAX	
<b>DIGITAL INPUT</b>				
Resolution			12	Bits
Logic Levels (0°C to +70°C) <sup>(1)</sup> :				
$V_{IH}$ (Logic "1")	-2		+16.5	VDC
$V_{IL}$ (Logic "0")	0		+0.8	VDC
$I_{IH}$ ( $V_{IN} = +2.4V$ )			+20	$\mu A$
$I_{IL}$ ( $V_{IN} = +0.4V$ )			-180	$\mu A$
<b>ACCURACY</b> (at +25°C)				
Linearity Error		+1/4	+1/2	LSB
Differential Linearity Error		+1/2	+3/4	LSB
Gain Error <sup>(2)</sup>		+0.1	+0.3	%
Offset Error <sup>(2)</sup>		+0.05	+0.15	% of FSR <sup>(3)</sup>
<b>DRIFT</b> (0°C to +70°C) <sup>(4)</sup>				
Total bipolar drift (includes gain, offset, and linearity drifts)		$\pm 10$	$\pm 25$	ppm of FSR/°C
Total Error Over 0°C to +70°C <sup>(5)</sup>				
Unipolar		+0.06	$\pm 0.15$	% of FSR
Bipolar		$\pm 0.06$	$\pm 0.12$	% of FSR
Gain: Including Internal Reference		$\pm 10$	$\pm 30$	ppm/°C
Excluding Internal Reference		$\pm 5$	$\pm 10$	ppm/°C
Unipolar Offset		$\pm 1$	$\pm 3$	ppm of FSR/°C
Bipolar Offset		$\pm 7$	$\pm 15$	ppm of FSR/°C
Differential Linearity 0°C to +70°C		$\pm 1/2$	$\pm 3/4$	LSB
Linearity Error 0°C to +70°C		$\pm 1/4$	$\pm 1/2$	LSB
Monotonicity Guaranteed	0		+70	°C
<b>CONVERSION SPEED, <math>V_{OUT}</math> models</b>				
Settling Time to $\pm 0.01\%$ of FSR				
For FSR change (2k $\Omega$    500pF load)				
with 10k $\Omega$ Feedback		3	4	$\mu s$
with 5k $\Omega$ Feedback		2	3	$\mu s$
For 1LSB Change		1		$\mu s$
Slew Rate	10			V/ $\mu s$
<b>CONVERSION SPEED, <math>I_{OUT}</math> models</b>				
Settling Time to $\pm 0.01\%$ of FSR				
For FSR change: 10 $\Omega$ to 100 $\Omega$ load		300		ns
1k $\Omega$ load		1		$\mu s$
<b>ANALOG OUTPUT, <math>V_{OUT}</math> models</b>				
Ranges		$\pm 2.5, \pm 5, \pm 10, +5, +10$		V
Output Current <sup>(6)</sup>		$\pm 5$		mA
Output Impedance (DC)		0.05		$\Omega$
Short Circuit to Common, Duration <sup>(7)</sup>		Indefinite		
<b>ANALOG OUTPUT, <math>I_{OUT}</math> models</b>				
Ranges: Bipolar	$\pm 0.96$	$\pm 1.0$	$\pm 1.04$	mA
Unipolar	-1.96	-2.0	-2.04	mA
Output Impedance: Bipolar	2.6	3.2	3.7	k $\Omega$
Unipolar	4.6	6.6	8.6	k $\Omega$
Compliance	-2.5		+2.5	V
<b>REFERENCE VOLTAGE OUTPUT</b>				
External Current (constant load)	+6.23	+6.30	+6.37	V
Drift vs Temperature		$\pm 10$	$\pm 20$	ppm/°C
Output Impedance		1		$\Omega$
<b>POWER SUPPLY SENSITIVITY</b>				
$V_{CC} = \pm 12VDC$ or $\pm 15VDC$		$\pm 0.002$	$\pm 0.006$	% FSR / % $V_{CC}$
<b>POWER SUPPLY REQUIREMENTS</b>				
$\pm V_{CC}$	$\pm 11.4$		$\pm 16.5$	VDC
Supply Drain (no load): + $V_{CC}$		8	12	mA
- $V_{CC}$		15	20	mA
Power Dissipation ( $V_{CC} = \pm 15VDC$ )		345	480	mW
<b>TEMPERATURE RANGE</b>				
Specification	0		+70	°C
Operating	-25		+85	°C
Storage: Plastic DIP	-60		+100	°C
Ceramic DIP	-65		+150	°C

NOTES: (1) Refer to "Logic Input Compatibility" section. (2) Adjustable to zero with external trim potentiometer. (3) FSR means full scale range and is 20V for  $\pm 10V$  range, 10V for  $\pm 5V$  range for  $V_{OUT}$  models; 2mA for  $I_{OUT}$  models. (4) To maintain drift spec, internal feedback resistors must be used. (5) Includes the effects of gain, offset and linearity drift. Gain and offset errors externally adjusted to zero at +25°C. (6) For  $\pm V_{CC}$  less than  $\pm 12VDC$ , limit output current load to  $\pm 2.5mA$  to maintain  $\pm 10V$  full scale output voltage swing. For output range of  $\pm 5V$  or less, the output current is  $\pm 5mA$  over entire  $\pm V_{CC}$  range. (7) Short circuit current is 40mA, max.



## MECHANICAL

### Hermetic Ceramic 24-Lead DIP



NOTE:  
Leads in true position within 0.010" (0.25mm) R at MMC at seating plane

Pin numbers shown for reference only. Numbers may not be marked on package






PIN: Pin material and plating composition conform to method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2)

HERMETICITY: Conforms to Method 1014, Condition A1 or A2 (fine leak) and Condition C (gross leak) Metal lid of package is connected to - $V_{CC}$  internally

CASE: Ceramic  
MATING CONNECTOR: 0245MC  
WEIGHT: 4.1 grams (0.15 oz.)

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.185	1.215	30.10	30.86
C	105	170	2.67	4.32
D	0.15	0.21	0.38	0.53
F	0.35	0.60	0.89	1.52
G	100 BASIC		2.54 BASIC	
H	0.30	0.70	0.76	1.78
J	0.08	0.12	0.20	0.30
K	120	240	3.05	6.10
L	600 BASIC		15.24 BASIC	
M		19°		19°
N	0.25	0.60	0.64	1.52

### Molded Plastic 24-Lead DIP



NOTE:  
Leads in true position within 0.010" (0.25mm) R at MMC at seating plane.

PIN: Pin material and plating composition conform to method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).

CASE: Plastic

MATING CONNECTOR: 0245MC  
WEIGHT: 3.7 grams (0.13 oz.)

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.238	1.283	31.32	32.60
B	0.538	0.775	13.67	14.61
C	0.180	0.245	4.58	6.17
D	0.16	0.23	0.38	0.58
F	0.48	0.82	1.08	1.67
G	100 BASIC		2.54 BASIC	
H	0.30	0.60	0.76	2.29
J	0.08	0.16	0.20	0.38
K	100	132	2.54	3.36
L	600 BASIC		15.24 BASIC	
M	0°	18°	0°	18°
N	0.18	0.22	0.46	0.66





analog output will not vary by more than  $\pm 1$  2LSB, maximum, from an ideal straight line drawn between the end points (inputs all "1"s and all "0"s) over the specified temperature range of 0°C to +70°C.

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of  $\pm 1$  2LSB means that the output voltage step sizes can range from 1 2LSB to 3 2LSB when the input changes from one adjacent input state to the next.

Monotonicity over a 0°C to +70°C range is guaranteed in the DAC80 to insure that the analog output will increase or remain the same for increasing input digital codes.

### DRIFT

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million per °C (ppm/°C). Gain drift is established by: 1) testing the end point differences for each DAC80 model at 0°C, +25°C and +70°C; 2) calculating the gain error with respect to the 25°C value and; 3) dividing by the temperature change. This figure is expressed in ppm/°C and is given in the electrical specifications both with and without internal reference.

Offset Drift is a measure of the actual change in output with all "1"s on the input over the specified temperature range. The offset is measured at 0°C, +25°C and +70°C. The maximum change in Offset is referenced to the Offset at 25°C and is divided by the temperature range. This drift is expressed in parts per million of full scale range per °C (ppm of FSR/°C).

### SETTLING TIME

Settling time for each DAC80 model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 1).




FIGURE 1. Full Scale Range Settling Time vs Accuracy.

### Voltage Output Models

Three settling times are specified to  $\pm 0.01\%$  of full scale range (FSR); two for maximum full scale range changes of 20V, 10V and one for a 1LSB change. The 1LSB change is measured at the major carry (0111...11 to 1000...00), the point at which the worst case settling time occurs.

### Current Output Models

Two settling times are specified to  $\pm 0.01\%$  of FSR. Each is given for current models connected with two different resistive loads: 10Ω to 100Ω and 1000Ω to 1875Ω. Internal resistors are provided for connecting nominal load resistances of approximately 1000Ω to 1800Ω for output voltage range of  $\pm 1$ V and 0 to  $-2$ V (see Figures 11 and 12).

### COMPLIANCE

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy. The maximum compliance voltage of all current output models is  $\pm 2.5$ V. Maximum safe voltage range of  $\pm 1$ V and 0 to  $-2$ V. (See Figures 11 and 12).

### POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR per percent of change in either the positive or negative supplies about the nominal power supply voltages (see Figure 2).




FIGURE 2. Power Supply Rejection vs Power Supply Ripple.

### REFERENCE SUPPLY

All DAC80 models are supplied with an internal 6.3V reference voltage supply. This voltage (pin 24) has a tolerance of  $\pm 1\%$  and must be connected to the Reference Input (pin 16) for specified operation. This reference may be used externally also, but external current drain is limited to 2.5mA.

If a varying input load is to be driven, an external buffer amplifier is recommended to drive the load in order to isolate bipolar offset from load variations. Gain and bipolar offset adjustments should be made under constant load conditions.

### LOGIC INPUT COMPATIBILITY

DAC80 digital inputs are TTL, LSTTL and 4000B, 54/74HC CMOS compatible. The input switching threshold remains at the TTL threshold over the entire supply range.

Logic "0" input current over temperature is low enough to permit driving DAC80 directly from outputs of 4000B and 54/74C CMOS devices.

## OPERATING INSTRUCTIONS

### POWER SUPPLY CONNECTIONS

Connect power supply voltages as shown in Figure 3. For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown. These capacitors ( $1\mu\text{F}$  tantalum) should be located close to the DAC80.

### $\pm 12\text{V}$ OPERATION

All DAC80 models can operate over the entire power supply range of  $\pm 11.4\text{V}$  to  $\pm 16.5\text{V}$ . Even with supply levels dropping to  $\pm 11.4\text{V}$ , the DAC80 can swing a full  $\pm 10\text{V}$  range, provided the load current is limited to  $\pm 2.5\text{mA}$ . With power supplies greater than  $\pm 12\text{V}$ , the DAC80 output can be loaded up to  $\pm 5\text{mA}$ . For output swing of  $\pm 5\text{V}$  or less, the output current is  $\pm 5\text{mA}$ , min. over the entire  $V_{\text{CC}}$  range.

No bleed resistor is needed from  $+V_{\text{CC}}$  to pin 24, as was needed with prior hybrid Z versions of DAC80. Existing  $\pm 12\text{V}$  applications that are being converted to the monolithic DAC80 must omit the resistor to pin 24 to insure proper operation.

### EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in Figure 3 and adjust as described below. TCR of the potentiometers should be  $100\text{ppm}/^\circ\text{C}$  or less. The  $3.9\text{M}\Omega$  and  $10\text{M}\Omega$  resistors (20% carbon or better) should be located close to the DAC80 to prevent noise pickup. If it is not convenient to use these high value resistors, an equivalent "T" network, as shown in Figure 4, may be substituted.




FIGURE 4. Equivalent Resistances.

Existing applications that are converting to the monolithic DAC80 must change the gain trim resistor on pin 23 from  $33\text{M}\Omega$  to  $10\text{M}\Omega$  to insure sufficient adjustment range. Pin 23 is a high impedance point and a  $0.001\mu\text{F}$  to  $0.01\mu\text{F}$  ceramic capacitor should be connected from this pin to Common (pin 21) to prevent noise pickup. Refer to Figure 5 for relationship of Offset and Gain adjustments to unipolar and bipolar D/A operation.




FIGURE 3. Power Supply and External Adjustment Connection Diagrams





FIGURE 5. Relationship of Offset and Gain Adjustments for a Unipolar and Bipolar D/A Converter.

### Offset Adjustment

For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the Offset potentiometer for zero output.

For bipolar (COB, CTC) configurations, apply the digital input code that should produce the maximum negative output. Example: If the Full Scale Range is connected for 20V, the maximum negative output voltage is  $-10V$ . See Table II for corresponding codes.

TABLE II. Digital Input/Analog Output.

DIGITAL INPUT	ANALOG OUTPUT			
	VOLTAGE *		CURRENT	
MSB    LSB	0 to +10V	$\pm 10V$	0 to -2mA	$\pm 1mA$
000000000000	+9.9976V	+9.9951V	-1.9995mA	-0.9995mA
011111111111	+5.0000V	0.0000V	-1.0000mA	0.0000mA
100000000000	+4.9976V	-0.0049V	-0.9995mA	+0.0005mA
111111111111	0.0000V	-10.0000V	0.0000mA	+1.000mA
One LSB	2.44mV	4.88mV	0.488 $\mu$ A	0.488 $\mu$ A

\* To obtain values for other binary ranges:  
 0 to +5V range: divide 0 to +10V range values by 2.  
 $\pm 5V$  range: divide  $\pm 10V$  range values by 2.  
 $\pm 2.5V$  range: divide  $\pm 10V$  range values by 4.

### Gain Adjustment

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive output. Adjust the Gain potentiometer for this positive full scale output. See Table II for positive full scale voltages and currents.

### VOLTAGE OUTPUT MODELS

#### Output Range Connections

Internal scaling resistors provided in the DAC80 may be connected to produce bipolar output voltage ranges of

$\pm 10V$ ,  $\pm 5V$  or  $\pm 2.5V$  or unipolar output voltage ranges of 0 to +5V or 0 to +10V. See Figure 6.




FIGURE 6. Output Amplifier Voltage Range Scaling Circuit.

Gain and offset drift are minimized because of the thermal-tracking of the scaling resistors with other internal device components. Connections for various output voltage ranges are shown in Table III. Settling time for a full-scale range change is specified as  $4\mu s$  for the 20V range and  $3\mu s$  for the 10V range.

TABLE III. Output Voltage Range Connections for Voltage Models.

Output Range	Digital Input Codes	Connect Pin 15 to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
$\pm 10$	COB or CTC	19	20	15	24
$\pm 5$	COB or CTC	18	20	NC	24
$\pm 2.5V$	COB or CTC	18	20	20	24
0 to +10V	CSB	18	21	NC	24
0 to +5V	CSB	18	21	20	24

### CURRENT OUTPUT MODELS

The resistive scaling network and equivalent output circuit of the current model differ from the voltage model and are shown in Figures 7 and 8.




FIGURE 7. Internal Scaling Resistors.




FIGURE 8. Current Output Model Equivalent Output Circuit.

Internal scaling resistors (Figure 7) are provided to scale an external op amp or to configure load resistors for a voltage output. These connections are described in the following sections.

If the internal resistors are not used for voltage scaling, external  $R_L$  (or  $R_F$ ) resistors should have a TCR of  $\pm 25\text{ppm}/^\circ\text{C}$  or less to minimize drift. This will typically add  $\pm 50\text{ppm}/^\circ\text{C}$  plus the TCR of  $R_L$  (or  $R_F$ ) to the total drift.

### Driving An External Op Amp

The current output model DAC80 will drive the summing junction of an op amp used as a current-to-voltage converter to produce an output voltage. See Figure 9.




FIGURE 9. External Op-Amp—Using Internal Feedback Resistors.

$$V_{OUT} = I_{OUT} \times R_F$$

where  $I_{OUT}$  is the DAC80 output current and  $R_F$  is the feedback resistor. Using the internal feedback resistors of the current output model DAC80 provides output voltage ranges the same as the voltage model DAC80. To obtain the desired output voltage range when connecting an external op amp, refer to Table IV.

TABLE IV. Voltage Range of Current Output

Output Range	Digital Input Codes	Connect (A) to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
$\pm 10\text{V}$	COB or CTC	19	15	(A)	24
$\pm 5\text{V}$	COB or CTC	18	15	NC	24
$\pm 2.5\text{V}$	COB or CTC	18	15	15	24
0 to +10V	CSB	18	21	NC	24
0 to +5V	CSB	18	21	15	24

### Output Larger Than 20V Range

For output voltage ranges larger than  $\pm 10\text{V}$ , a high voltage op amp may be employed with an external feedback resistor. Use  $I_{OUT}$  values of  $\pm 1\text{mA}$  for bipolar voltage ranges and  $-2\text{mA}$  for unipolar voltage ranges. See Figure 10. Use protection diodes when a high voltage op amp is used.

The feedback resistor,  $R_F$ , should have a temperature coefficient as low as possible. Using an external feedback resistor, overall drift of the circuit increases due to the lack of temperature tracking between  $R_F$  and the internal scaling resistor network. This will typically add  $50\text{ppm}/^\circ\text{C}$  plus  $R_F$  drift to total drift.




FIGURE 10. External Op-Amp—Using External Feedback Resistors.

### Driving a Resistive Load Unipolar

A load resistance,  $R_L = R_{L1} + R_{LS}$ , connected as shown in Figure 11 will generate a voltage range,  $V_{OUT}$ , determined by:

$$V_{OUT} = -2\text{mA} [(R_L \times R_O) \div (R_L + R_O)]$$




FIGURE 11. Current Output Model Equivalent Circuit Connected for Unipolar Voltage Output with Resistive Load.

The unipolar output impedance  $R_O$  equals  $6.6\text{k}\Omega$  (typ) and  $R_{L1}$  is the internal load resistance of  $968\Omega$  (derived by connecting pin 15 to pin 20 and pin 18 to 19). By choosing  $R_{LS} = 210\Omega$ ,  $R_L = 1178\Omega$ .  $R_L$  in parallel with  $R_O$  yields  $1\text{k}\Omega$  total load. This gives an output range of 0 to  $-2\text{V}$ . Since  $R_O$  is not exact, initial trimming per Figure 3 may be necessary; also  $R_{LS}$  may be trimmed.

### Driving a Resistive Load Bipolar

The equivalent output circuit for a bipolar output voltage range is shown in Figure 12,  $R_L = R_{L1} + R_{LS}$ .  $V_{OUT}$  is determined by:

$$V_{OUT} = \pm 1\text{mA} [(R_O \times R_L) \div (R_O + R_L)]$$

By connecting pin 17 to 15, the output current becomes bipolar ( $\pm 1\text{mA}$ ) and the output impedance  $R_O$  becomes  $3.2\text{k}\Omega$  ( $6.6\text{k}\Omega$  in parallel with  $6.3\text{k}\Omega$ ).  $R_{L1}$  is  $1200\Omega$  (derived by connecting pin 15 to 18 and pin 18 to 19). By choosing  $R_{LS} = 255\Omega$ ,  $R_L = 1455\Omega$ .  $R_L$  in parallel with  $R_O$  yields  $1\text{k}\Omega$  total load. This gives an output range of  $\pm 1\text{V}$ . As indicated above, trimming may be necessary.




FIGURE 12. Current Output Model Connected for Bipolar Output Voltage with Resistive Load.



# DAC80-CCD

## Integrated Circuit DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- 3-DIGIT RESOLUTION
- COMPLETE WITH INTERNAL REFERENCE AND OUTPUT AMPLIFIER (V MODELS)
- FAST SETTLING: 300ns to  $\pm 0.01\%$  (I MODELS)
- WIDE POWER SUPPLY RANGE MODELS AVAILABLE (Z MODELS)
- CERAMIC DUAL-IN-LINE PACKAGE


### DESCRIPTION

Use this popular 3-digit digital-to-analog converter for low cost precision performance applications.

DAC80, with internal reference and optional output amplifier, offers a maximum nonlinearity error of  $\pm 0.012\%$ ,  $\pm 30\text{ppm}/^\circ\text{C}$  maximum gain drift, and monotonicity—all over a  $0^\circ\text{C}$  to  $+70^\circ\text{C}$  operating range. Total accuracy drift is guaranteed to be less than  $\pm 25\text{ppm}/^\circ\text{C}$ .

Packaged within DAC80's 24-pin dual-in-line ceramic case are fast-settling switches and stable, laser-trimmed thin-film resistors. Voltage output models settle to  $\pm 0.05\%$  of FSR in  $3\mu\text{s}$  for a 10V step change.

By specifying the DAC80Z model with a supply range of  $\pm 11.4\text{V}$  to  $\pm 16.0\text{V}$ , you can use this proven D/A converter in microprocessor and semiconductor memory systems.



# SPECIFICATIONS


## ELECTRICAL

Typical at 25°C and rated power supplies unless otherwise noted.

MODEL	DAC80-CCD			UNITS
	MIN	TYP	MAX	
<b>DIGITAL INPUT</b> Resolution Logic Levels (TTL compatible) <sup>(1)</sup> : Logic "1" (+40µA max at +5.0V) Logic "0" (1.6mA max at +0.4V)	+2.4 0		3 +5.0 +0.4	Digits VDC VDC
<b>ACCURACY</b> Linearity Error at 25°C Differential Linearity Error Gain Error <sup>(3)</sup> Offset Error <sup>(3)</sup> Monotonicity Temp. Range, min		±1/8 ±1/4 ±0.1 ±0.05 0	±1/4 ±1/2 ±0.3 ±0.15 +70	LSB <sup>(2)</sup> LSB % % of FSR <sup>(4)</sup> °C
<b>DRIFT<sup>(5)</sup></b> (0°C to +70°C) Total drift, max (includes gain, offset, and linearity drifts) Total error over 0°C to +70°C <sup>(6)</sup> Gain Exclusive of internal reference Unipolar Offset Differential Linearity 0°C to +70°C Linearity Error 0°C to +70°C		±0.08 ±15 ±1 ±1/2	±25 ±0.15 ±30 ±10 ±3 +1, -7/8 ±1/2	ppm of FSR/°C % of FSR ppm/°C ppm/°C ppm of FSR/°C LSB LSB
<b>CONVERSION SPEED (V MODELS)</b> Settling Time to ±0.01% of FSR: For FSR Change with 8kΩ Feedback For 1LSB Change Slew Rate			5 1.5 20	µs µs V/µs
<b>CONVERSION SPEED (I MODELS)</b> Settling Time to ±0.01% of FSR For FSR Change: 10Ω to 100Ω Load 1kΩ Load			300 1	ns µs
<b>ANALOG OUTPUT (V MODELS)</b> Range <sup>(7)</sup> Output Current Output Impedance (DC) Short Circuit Duration	5	0 to +10 0.05 Indefinite to Common		V mA Ω
<b>ANALOG OUTPUT (I MODELS)</b> Range Output Impedance, Unipolar Compliance		0 to -1.25 15.6	±2.5	mA kΩ V
<b>INTERNAL REFERENCE VOLTAGE</b> Maximum External Current <sup>(8)</sup> Tempco of Drift, max		+6.3 ±10	±200 ±20	V µA ppm/°C
<b>POWER SUPPLY SENSITIVITY</b> +15V Supply -15V and +5V Supplies		±0.02 +0.002		% of FSR/% V <sub>s</sub> % of FSR/% V <sub>s</sub>
<b>POWER SUPPLY REQUIREMENTS</b> DAC80 DAC80Z <sup>(7)</sup> Supply Drain: ±15V/±12V (including 5mA load) +5V (logic supply)	±14, +4.75 ±11.4, +4.75	±15, +5 ±12, +5 ±25 +20	±16, +16 ±16, +16 ±35 +30	VDC VDC mA mA
<b>TEMPERATURE RANGE</b> Specification Operating (double above specs) Storage	0 -25 -55		+70 +85 +100	°C °C °C


NOTES: (1) Adding external CMOS hex buffers CD 4009A will provide CMOS input compatibility. (2) LSB is based on 3-digit or 10-bit resolution. (3) Adjustable to zero with external trim potentiometer. (4) FSR means "Full Scale Range" and is 10V. (5) To maintain drift spec, internal feedback resistor must be used for current output models. (6) With gain and offset errors adjusted to zero at +25°C. (7) DAC80Z supply range is ±12.0V min to ±16.0V max for 0 to +10V output. (8) Maximum with no degradation of specifications.

## CONNECTION DIAGRAMS



NOTES: (1) This resistor is required only for Z models (see "Operating Instructions"). Make no connection to power supply on non-Z models. (2) No internal connection. (3) Pin 13 can be connected to +Vs; power dissipation will increase 200mW.

## MECHANICAL



## PIN ASSIGNMENTS

I Models	Pin	V Models
(MSB) Bit 1	1	Bit 1 (MSB)
Bit 2	2	Bit 2
Bit 3	3	Bit 3
Bit 4	4	Bit 4
Bit 5	5	Bit 5
Bit 6	6	Bit 6
Bit 7	7	Bit 7
Bit 8	8	Bit 8
Bit 9	9	Bit 9
Bit 10	10	Bit 10
Bit 11	11	Bit 11
(LSB) Bit 12	12	Bit 12 (LSB)
Logic Supply	13	Logic Supply
-Vs	14	-Vs
Iour	15	Vour
Reference Input	16	Reference Input
No Connection	17	No Connection
Scaling Network	18	Scaling Network
Scaling Network	19	10V Range
No Connection	20	Summing Junction
Common	21	Common
+Vs	22	+Vs
Gain Adjust	23	Gain Adjust
6.3V Reference Out	24	6.3V Reference Out

## ORDERING INFORMATION

Model	Supply Range (V)	Output
DAC80-CCD-V	±14 to ±16	Voltage
DAC80Z-CCD-V	±11.4 to ±16	Voltage
DAC80-CCD-I	±14 to ±16	Current



# DISCUSSION OF SPECIFICATIONS

## DIGITAL INPUT CODES

The DAC80-CCD-V (or -I) produce the analog outputs given in Table I for the indicated digital inputs.

TABLE I. Digital Input Codes.

Digital Input		Analog Output
MSB	LSB	CCD
0110	0110	Complementary Coded Decimal—3 Digits
1111	1111	Full Scale
		Zero

## ACCURACY

Linearity of a D/A converter is the true measure of its performance. The linearity error of the DAC80 is specified over its entire temperature range. This means that the analog output will not vary by more than  $\pm 1/2$ LSB, maximum, from an ideal straight line drawn between the end points of Table I over the specified temperature range of 0°C to +70°C.

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of  $\pm 1/2$ LSB means that the output voltage step sizes can range from 1/2LSB to 3/2LSB when the input changes from one adjacent input state to the next.

Monotonicity over a 0°C to +70°C range is guaranteed in the DAC80 to insure that the analog output will increase or remain the same for increasing input digital codes.

## DRIFT

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million per °C (ppm/°C). Gain drift is established by:

1. testing the end point differences for each DAC80 model at 0°C, +25°C and +70°C;
2. calculating the gain error with respect to the 25°C value and;
3. dividing by the temperature change.

This figure is expressed in ppm/°C and is given in the electrical specifications both with and without internal reference.

Offset Drift is a measure of the actual change in output with all "1"s on the input over the specified temperature range. The offset is measured at 0°C, +25°C and +70°C. The maximum change in Offset is referenced to the Offset at 25°C and is divided by the temperature range. This drift is expressed in parts per million of full scale range per °C (ppm of FSR/°C).

## SETTLING TIME

Settling time for each DAC80 model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 1).




FIGURE 1. Full Scale Range Settling Time vs Accuracy.

## COMPLIANCE

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy. The maximum compliance voltage of all current output models is  $\pm 2.5$ V. Maximum safe voltage swing permitted without damage to the DAC80 is  $\pm 5$ V.

## POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR per percent of change in either the positive, negative, or logic supplies about the nominal power supply voltages (see Figure 2).




FIGURE 2. Power Supply Rejection vs Power Supply Ripple.

## REFERENCE SUPPLY

All DAC80 models are supplied with an internal 6.3V reference voltage supply. This voltage (pin 24) has a tolerance of  $\pm 5\%$  and must be connected to the Reference Input (pin 16) for specified operation. This reference may be used externally also, but external current drain is limited to  $200\mu\text{A}$ . An external buffer amplifier is recommended if this reference will be used to drive other system components.

## OPERATING INSTRUCTIONS

### $\pm 12\text{V}$ SUPPLY OPERATION

The Z models will operate with supply voltages as low as  $\pm 11.4\text{V}$ . For operation with supplies less than  $\pm 14\text{V}$ , an external resistor must be connected between the positive supply and pin 24. This provides additional current required by the internal reference. The required resistor value for supply voltages of  $\pm 11.4\text{V}$  to  $\pm 12.6\text{V}$  is  $2.0\text{k}\Omega$  and for supplies of  $\pm 12.6\text{V}$  to  $\pm 14\text{V}$  is  $3.9\text{k}\Omega$ . For supplies in the range  $\pm 14\text{V}$  to  $\pm 16\text{V}$ , no resistor is required.

It is recommended that an output voltage range of 0 to  $+10\text{V}$  not be used with the Z model if the supply voltages are ever less than the recommended  $\pm 12\text{V}$ . The output amplifier may saturate if  $|V_{\text{SUPPLY}}| - |V_{\text{OUT max}}| < 2.0\text{V}$ . Except for operation at lower supply voltages, the DAC80Z and DAC80 operation is identical.

### POWER SUPPLY CONNECTIONS

**Decoupling:** For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagrams. These capacitors ( $1\mu\text{F}$  tantalum or electrolytic recommended) should be located close to the DAC80. Electrolytic capacitors, if used, should be paralleled with  $0.01\mu\text{F}$  ceramic capacitors for best high frequency performance.

### EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in the connection diagrams and adjust as described below. TCR of the potentiometers should be  $100\text{ppm}/^\circ\text{C}$  or less. The  $3.9\text{M}\Omega$  and  $33\text{M}\Omega$  resistors (20% carbon or better) should be located close to the DAC80 to prevent noise pickup. If it is not convenient to use these high value resistors, an equivalent "T" network, as shown in Figure 3, may be substituted in each case. The Gain Adjust (pin 23) is a high impedance point and a  $0.001\mu\text{F}$  to  $0.01\mu\text{F}$  ceramic capacitor should be connected from this pin to Common (pin 21) to prevent noise pickup. Refer to Figure 4 for relationship of Offset and Gain adjustments to D/A converter output.

**Offset Adjustment:** For the unipolar CCD configuration, apply the digital input code that should produce zero potential output and adjust the Offset potentiometer for zero output.




FIGURE 3. Equivalent Resistance.




FIGURE 4. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.

**Gain Adjustment:** Apply the digital input that should give the maximum positive voltage output. Adjust the Gain potentiometer for this positive full scale voltage. See Table II for positive full scale voltages and the Connection Diagrams for gain adjustment connections.

TABLE II. Digital Input/Analog Output.

Digital Input	Analog Output	
	0 to $+10\text{V}$	0 to $-2\text{mA}$
3-Digit Resolution MSB      LSB		
0110 0110 0110	$+9.990\text{V}^*$	$-1.249\text{mA}$
0110 0110 1111	$+9.9900\text{V}$	$-1.238\text{mA}$
0110 1111 1111	$+9.000\text{V}$	$-1.125\text{mA}$
1111 1111 1111	$0.000\text{V}$	$0.000\text{mA}$
One LSB	$10.00\text{mV}$	$1.25\mu\text{A}$
<p>* To obtain values for other binary (CBI) ranges:            0 to <math>+5\text{V}</math> range: divide 0 to <math>+10\text{V}</math> range values by 2.  <math>\pm 5\text{V}</math> range: divide <math>\pm 10\text{V}</math> range values by 2.  <math>\pm 2.5\text{V}</math> range: divide <math>\pm 10\text{V}</math> range values by 4.</p> <p>* Normal Full Scale Range with correct codes; output can go higher if illegal codes are applied.</p>		

# VOLTAGE OUTPUT MODELS

## OUTPUT RANGE CONNECTIONS

An output of 0 to +10V is derived from voltage output models by connecting pin 15 to pin 18. Also connect pin 16 to pin 24 to connect the internal reference.

Thermal tracking of the internal scaling resistors with other devices in the DAC80 minimizes output drift versus temperature.

# CURRENT OUTPUT MODELS

The equivalent output circuit and resistive scaling network of the current model differ from the voltage model and are shown in Figures 5 and 6. Instructions for using the DAC80-I with a resistor or an external op amp follow. External  $R_{LS}$  or  $R_{LP}$  resistors are required to produce exactly 0 to -2V or  $\pm 1V$  output. TCR of these resistors should be  $\pm 100\text{ppm}/^\circ\text{C}$  or less to maintain the DAC80 output specifications. If exact output ranges are not required, the external resistors are not needed.




FIGURE 5. Internal Scaling Resistors.




FIGURE 6. DAC80 Current Model Equivalent Output Circuit.

Internal resistors are provided to scale an external op amp or to configure a resistive load to offer two output voltage ranges of  $\pm 1V$  or 0 to -2V. These resistors ( $R_{LI}$ ) are an integral part of the DAC80 and maintain gain and bipolar offset drift specifications. If the internal resistors are not used, external  $R_L$  or  $R_F$  resistors should have a TCR of  $\pm 25\text{ppm}/^\circ\text{C}$  or less to minimize drift. This will typically add  $\pm 50\text{ppm}/^\circ\text{C}$  plus the TCR of  $R_L$  (or  $R_F$ ) to the total drift.

TABLE III. DAC80-CCD-I Resistive Load Connections.

Digital Input Code	Output Range	Internal Resistance, $R_{LI}$	1% Metal Film External Resistance, $R_{LF}$	$R_{LI}$ Connections		Reference Connect Pin 16 to	External Load, $R_{LP}$
				Connect Pin 15 to	Connect Pin 18 to		
CCD	0 to -2V	1.875k $\Omega$	36.5k $\Omega$	19	Common (21)	24	Between pins 15 and 21

## DRIVING A RESISTIVE LOAD UNIPOLAR

Connect the internal scaling resistors as shown in Table III and add an external metal film resistor ( $R_{LP}$ ) in parallel as shown in Figure 7 to obtain a 0 to -2V full scale output voltage range for CCD input codes:

$$\text{With } R_L = (R_{LI} \times R_{LP}) \div (R_{LI} + R_{LP}) = 1.78\text{k}\Omega$$

$$V_{OUT} = -1.25\text{mA} \times \frac{15.6\text{k}\Omega \times R_L}{15.6\text{k}\Omega + R_L} = -2.0\text{V}$$

$$\text{If } R_{LP} = \infty, V_{OUT} = -2.0\text{V.}$$




FIGURE 7. DAC80-CCD-I Connected for Voltage Output with Resistive Load.

## DRIVING AN EXTERNAL OP AMP

The current model DAC80 will drive the summing junction of an op amp used as a current-to-voltage converter to produce an output voltage. See Figure 8.

$$V_{OUT} = I_{OUT} \times R_F$$

where  $I_{OUT}$  is the DAC80 output current and  $R_F$  is the feedback resistor. Using the internal feedback resistors of the current model, DAC80 provides output voltage ranges the same as the voltage model DAC80. To obtain the desired output voltage range when connecting an external op amp, refer to Figure 8.




FIGURE 8. External Op Amp Using Internal Feedback Resistors.


**8-BIT DIGITAL-TO-ANALOG CONVERTER**

**FEATURES**

- 8-BIT RESOLUTION/LINEARITY
- NO EXTERNAL ADJUSTMENTS REQUIRED FOR  $\pm 1$ LSB ACCURACY
- INTERNAL REFERENCE AND SCALING RESISTORS
- 2-QUADRANT MULTIPLYING WITH EXTERNAL REFERENCE
- HERMETIC, DUAL-IN-LINE PACKAGE
- OPERATION OVER  $-55^{\circ}\text{C}/+125^{\circ}\text{C}$

**DESCRIPTION**

The DAC82 is an 8-bit digital-to-analog converter with voltage and current outputs. Packaged in an 18-pin metal DIP, it is complete with its own internal reference and scaling resistors. When used with a variable, external reference, the DAC82 will multiply in two quadrants. Two versions are available: the DAC82BM ( $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ) and the DAC82SM ( $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ). Both offer  $\pm 1$ LSB absolute accuracy at room temperature with no external adjustments required and nonlinearity is guaranteed to be within  $\pm 1/2$ LSB over the specified temperature ranges. The small size of the DAC82 makes it an ideal choice for applications where space or weight is at a premium such as aircraft instrumentation, portable instruments, or CRT displays.




# ELECTRICAL SPECIFICATIONS

MODEL	*DAC82KG DAC82BM	DAC82SM	UNITS
<b>DIGITAL INPUT</b>			
Resolution	8	8	Bits
Logic Levels (TTL compatible)			
Logic "1"	$+2 < e_0 < +5.5$ at $+40\mu\text{A}$		V
Logic "0"	$0 < e_0 < +0.8$ at $-1.0\mu\text{A}$		V
<b>TRANSFER CHARACTERISTICS</b>			
<b>ACCURACY</b>			
Linearity Error at 25°C (max)	$\pm 0.16$	$\pm 0.16$	% of FSR
-25°C to +85°C (max)	$\pm 0.2$		% of FSR
-55°C to +125°C (max)		$\pm 0.2$	% of FSR
Differential Linearity Error	$\pm 0.5$	$\pm 0.5$	LSB
Gain Error	$\pm 0.1$	$\pm 0.1$	%
Offset Error	$\pm 0.05$	$\pm 0.05$	% of FSR
Total Accuracy Error (max)	$\pm 1$	$\pm 1$	LSB
Monotonicity Temp Range	-25 to +85	-55 to +125	°C
<b>DRIFT</b>			
Gain (max)			
-25°C to +85°C	$\pm 50$		ppm/°C
-55°C to +125°C		$\pm 35$	ppm/°C
Offset			
Unipolar			
-25°C to +85°C	$\pm 1$		ppm of FSR/°C
-55°C to +125°C		$\pm 1$	ppm of FSR/°C
Bipolar (max)			
-25°C to +85°C	$\pm 20$		ppm of FSR/°C
-55°C to +125°C		$\pm 15$	ppm of FSR/°C
<b>CONVERSION SPEED</b>			
Voltage Output			
Settling time to $\pm 0.2\%$ of FSR			
For FSR change			
with 10k $\Omega$ Feedback	2.5		$\mu\text{sec}$
with 5k $\Omega$ Feedback	2.0		$\mu\text{sec}$
For 1 LSB change	0.5		$\mu\text{sec}$
Slew Rate	20		V/ $\mu\text{sec}$
Current Output			
Settling time to $\pm 0.2\%$			
For FSR change			
10 to 100 $\Omega$ load	250		nsec
1k $\Omega$ load	350		nsec
<b>OUTPUT</b>			
<b>ANALOG OUTPUT</b>			
Voltage Output			
Ranges	$\pm 2.5, \pm 5, \pm 10, +5, +10$		Volts
Output Current, min	$\pm 5$		mA
Output Impedance (DC)	0.05		$\Omega$
Current Output			
Ranges	$\pm 0.8, 0$ to $-1.6$		mA
Output Impedance - Bipolar	1.8		k $\Omega$
Unipolar	2.0		k $\Omega$
Compliance	$\pm 4.0\text{V}$		Volts
<b>INTERNAL REFERENCE VOLTAGE</b>			
Magnitude	+6.3		Volts
Tempco of Drift, max	$\pm 20$		ppm/°C
<b>POWER SUPPLY SENSITIVITY</b>			
+15VDC Supply	$\pm 0.02$		% of FSR/%Vs
-15VDC Supply	$\pm 0.002$		% of FSR/%Vs
<b>POWER SUPPLY REQUIREMENTS</b>			
Rated Voltage	$\pm 15$		Volts
Range	$\pm 14.0$ to $\pm 16.0$		Volts
Supply Drain (No load)			
+15VDC	15		mA
-15VDC	10		mA
<b>TEMPERATURE RANGE</b>			
Specification	-25 to +85	-55 to +125	°C
Operating (double above drift specs)	-55 to +125	-55 to +125	°C
Storage	-55 to +125	-55 to +125	°C

# MECHANICAL

NOTE:  
Leads in true position within .010" (.25mm) R @ MMC at seating plane.




CONNECTOR: None

CASE: Kovar, Gold or Nickel plated (BM, SM) Ceramic (KG)  
 PIN: Pin material and plating composition conform to Method 2003 (solderability) of Mil-Std-883 (except paragraph 3.2)  
 HERMETICITY: Conform to Mil-Std-883, Method 1014.  
 Gross Leak (Condition C, Step 1, Fluorocarbon) Fine Leak (Condition A, Helium, 5 x 10<sup>-6</sup> cc/sec) (BM, SM only)

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.060	1.080	26.92	27.43
B	.490	.510	12.45	12.95
C	.170	.250	4.32	6.35
D	.016	.021	0.41	0.53
G	.100 BASIC		2.54 BASIC	
H	.115	.155	2.92	3.94
K	.150	.300	3.81	7.62
L	.300 BASIC		7.62 BASIC	
R	.080	.120	2.03	3.05

# CONNECTION DIAGRAM



# DISCUSSION OF SPECIFICATIONS

## DIGITAL INPUT CODES

The DAC82 accepts digital inputs in complementary binary (CBI) format and may be connected for complementary straight binary (CSB) or complementary offset binary (COB) operation. By using one external inverter, the user can operate the DAC82 in the complementary two's complement (CTC) mode.

TABLE I. Digital Input and Analog Output Relationship.

DIGITAL INPUT CODES		OUTPUT RANGE			
		VOLTAGE*		CURRENT	
		0 to +10V	$\pm 10V$	0 to 1.6mA	$\pm 0.8mA$
MSB	LSB				
0 0 0 0 0 0 0 0		+9.961V	+9.922V	-1.594mA	-0.794mA
0 1 1 1 1 1 1 1		+5.000V	0.000V	-0.800mA	0.000mA
1 0 0 0 0 0 0 0		+4.961V	-78.12mV	-0.792mA	+6.248 $\mu A$
1 1 1 1 1 1 1 1		0.000V	-10.000V	0.000mA	+0.800mA
	one LSB	39.06mV	78.12mV	6.248 $\mu A$	6.248 $\mu A$

\* To obtain values for other binary (CBI) ranges:  
 0 to +5V range: divide 0 to +10V range values by 2.  
 $\pm 5V$  range: divide  $\pm 10V$  range values by 2.  
 $\pm 2.5V$  range: divide  $\pm 10V$  range values by 4.

## ACCURACY

### LINEARITY

The Linearity of a D/A converter is the true measure of its performance. The DAC82 analog output will not vary by more than  $\pm 1/2LSB$  from an ideal straight line drawn between the end points (all 1's and all 0's) over the specified temperature range.

### DIFFERENTIAL LINEARITY

The Differential Linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A Differential Linearity error specification of  $\pm 1/2LSB$  means that the output voltage can change anywhere from 1/2LSB to 3/2LSB when the input changes from one adjacent digital state to the next.

## DRIFT

### GAIN DRIFT

Gain Drift is a measure of the change in the analog output over temperature expressed in parts per million per  $^{\circ}C$  (ppm/ $^{\circ}C$ ). The Gain Drift is determined by testing the end point differences at the high and low temperature extremes and at 25 $^{\circ}C$  for each model, calculating the Gain Error with respect to the 25 $^{\circ}C$  value, and dividing by the temperature change.

### OFFSET DRIFT

Offset Drift is a measure of the actual change in output voltage at zero volts output over the specified temperature range. The offset voltage is measured at the temperature extremes, and the maximum change referenced to 25 $^{\circ}C$  is divided by the temperature range. This drift is expressed in parts per million of full scale range per  $^{\circ}C$  (ppm of FSR/ $^{\circ}C$ ).

## SETTLING TIME

Settling time is the time required for the output to enter and remain in an error band equal to  $\pm 0.2\%$  of full scale range measured from the time the digital input is changed. Typical settling time values for full scale changes are a function of the load resistor and are shown in the figure below.




FIGURE 1. Settling Time for FSR Change vs Load.

## COMPLIANCE

The Compliance Voltage of the DAC82 is the maximum voltage swing allowed on the current output in order to maintain the specified accuracy. It is -4.0V to +4.0V for the unipolar and bipolar current ranges.

## POWER SUPPLY SENSITIVITY

Power Supply Sensitivity is a measure of the effect of a power supply voltage change on the D/A converter output. It is defined as a percent of FSR/percent of change in either the +15VDC or -15VDC power supplies about the nominal power supply voltages. Figure 2 shows Power Supply Rejection vs Frequency.




FIGURE 2. Power Supply Rejection vs. Power Supply Ripple Frequency.

## OPERATING INSTRUCTIONS

### POWER SUPPLY CONNECTIONS

#### DECOUPLING

For best performance and noise rejection, power supply decoupling capacitors should be connected as shown in Figure 3. These capacitors should be located close to the DAC82 and should be tantalum or electrolytic types bypassed with a  $0.01\mu\text{F}$  ceramic capacitor for best high frequency performance.




FIGURE 3. Recommended Power Supply Decoupling.

### OPERATION IN THE CURRENT OUTPUT MODE

On the current output pin, the DAC82 provides a unipolar output current of 0 to -1.6mA and a bipolar output current of  $\pm 0.8\text{mA}$ . Refer to Figure 4 and Table II for proper connections. In applications requiring the use of the DAC82 in the current output mode, such as an A/D converter, the internal scaling resistors should be used to generate currents corresponding to analog input voltages.

TABLE II. Connections for Current Output Mode.

OUTPUT RANGE	CONNECT PIN 1 TO:
0 to -1.6mA	N.C.
$\pm 0.8\text{mA}$	Pin 18




FIGURE 4. Current Output Mode Connection Diagram.

# DRIVING AN EXTERNAL OP AMP

## UNIPOLAR OR BIPOLAR - UP TO 20V OUTPUT RANGE

The DAC82 will drive the summing junction of an op amp (the op amp being used as a current to voltage converter) to produce an output voltage (see Figure 5).

$$V_{OUT} = -I_{OUT} \times R_F$$

where  $I_{OUT}$  is the DAC82 output current and  $R_F$  is the feedback resistor. The internal feedback resistors should be used to maintain the temperature drift specification. Refer to Table III and Figure 5 for proper connections.

TABLE III. Voltage Ranges of Current Output DAC82 with External Op Amp.

OUTPUT RANGE	DIGITAL INPUT CODES	CONNECT TO	CONNECT PIN 1 TO	CONNECT PIN 16 TO
±10V	COB or CTC	16	18	(A)
±5V	COB or CTC	17	18	N.C.
±2.5V	COB or CTC	17	18	18
0 to +10V	CSB	17	Common	N.C.
0 to +5V	CSB	17	Common	18

## OUTPUTS LARGER THAN 20 VOLT RANGE

For output voltage ranges larger than ±10 volts, a high voltage op amp may be employed with an external feedback resistor. Use  $I_{OUT}$  values of ±0.8mA for bipolar voltage ranges, and 0 to -1.6mA for unipolar voltage ranges (see Figure 6). Use protection diodes when a high voltage op amp is used.

## VOLTAGE OUTPUT OPERATION USING INTERNAL AMPLIFIER

The DAC82 contains internal scaling resistors to provide a wide range of output voltage ranges. These resistors may be connected to provide 3 bipolar output ranges of ±10, ±5, or ±2.5 volts or two unipolar output voltage ranges of 0 to +5 or 0 to +10 volts. Gain and offset drift errors are minimized since these scaling resistors are an

TABLE IV. Voltage Ranges of Current Output DAC82 with External Op Amp.

OUTPUT RANGE	DIGITAL INPUT CODES	CONNECT PIN 2 TO	CONNECT PIN 1 TO	CONNECT PIN 16 TO
±10V	COB or CTC	16	18	2
±5V	COB or CTC	17	18	N.C.
±2.5V	COB or CTC	17	18	18
0 to +10V	CSB	17	Common	N.C.
0 to +5V	CSB	17	Common	18




FIGURE 5. External Op Amp - Using Internal Feedback Resistors.




FIGURE 6. External Op Amp - Using External Feedback Resistors.

integral part of the DAC. Connections for DAC82 output voltage ranges are shown in Table IV and Figure 7 below.




FIGURE 7. Voltage Output Using Internal Amplifier.



# OPERATION AS MULTIPLYING DAC

By using an external voltage reference, the DAC82 can be connected as a multiplying DAC, such that the analog output represents the product of the digital input and the analog reference input. To operate the DAC82 as a two quadrant MDAC, connect the unit as shown in Figure 8. If R2, the bipolar offset resistor, is replaced with an open circuit, the DAC will operate in one quadrant. Table V below shows the digital input and analog output

TABLE V. Digital Input and Analog Output Relationship for Multiplying Configuration.

DIGITAL INPUT CODES	OUTPUT RANGE			
	VOLTAGE*		CURRENT	
MSB LSB	0 to +10V	±10V	0 to -1.6mA	±0.8mA
0000000	$\frac{(4 V_R)(R_f)}{(R_i)}(0.9961)$	$\frac{(4 V_R)(R_f)}{(R_i)}(0.9922)$	$\frac{(4 V_R)}{(R_i)}(0.9961)$	$\frac{(4 V_R)}{(R_i)}(0.9922)$
0111111	$\frac{(4 V_R)(R_f)}{(R_i)}(0.5000)$	0.0000	$\frac{(4 V_R)}{(R_i)}(0.5000)$	0.0000
1000000	$\frac{(4 V_R)(R_f)}{(R_i)}(0.4961)$	$\frac{(4 V_R)(R_f)}{(R_i)}(-0.0078)$	$\frac{(4 V_R)}{(R_i)}(0.4961)$	$\frac{(4 V_R)}{(R_i)}(-0.0078)$
1111111	0.0000	$\frac{(4 V_R)(R_f)}{(R_i)}(-1)$	0.0000	$\frac{(4 V_R)}{(R_i)}(-1)$
1LSB	$\frac{(4 V_R)(R_f)}{(R_i)}(0.0039)$	$\frac{(4 V_R)(R_f)}{(R_i)}(0.0078)$	$\frac{(4 V_R)}{(R_i)}(0.0039)$	$\frac{(4 V_R)}{(R_i)}(0.0078)$

relationships for one quadrant and two quadrant multiplication and Figure 8 shows the connection for output voltage or output current. Since the absolute temperature coefficient of the internal feedback resistors (6.25kΩ) is typically 30ppm/°C, improved temperature stability can be achieved by using an external 13.5kΩ resistor connected between pins 2 and pins 18, making no connection to pins 16 or 17.





FIGURE 8. Connection for Multiplying Mode.

## OPTIONAL EXTERNAL OFFSET AND GAIN ADJUSTMENTS

The DAC82 has been laser-trimmed at the factory to insure absolute accuracy of 1LSB at +25°C. However, externally connected offset and gain potentiometers may be used to null these error components to zero. If these adjustments are not used, simply leave the pins open. Adjustment networks should be located physically close to the DAC82 to minimize signal pickup.

### OFFSET ADJUSTMENT

For unipolar operation, apply the digital input code that should give zero volts output and adjust the Offset potentiometer for zero volts output. For bipolar operation, apply the digital input code that should give the maximum negative voltage output. Example: if the Full Scale Range is connected for 20 volts, then the maximum negative voltage output is -10 volts. See Table I for corresponding codes.



Range of adjustment: ±0.2% of FSR





FIGURE 9. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.

## GAIN ADJUSTMENT

For either unipolar or bipolar D/A converters, apply the digital input that should give the maximum positive voltage output. Adjust the GAIN potentiometer for this positive full scale voltage. The positive full scale voltages for the DAC82 are given in Table V.



Range of Offset Adjustment:  $\pm 0.2\%$  of FSR




FIGURE 10. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

## APPLICATIONS

Two DAC82's can be connected as shown to construct a digitally-controlled attenuator which will accept bipolar input voltages. Since the input to the DAC is a summing junction (pin 12), input voltages greater than  $\pm 10V$  can be used if  $R_{IN}$  is increased proportionately. The transfer function is:

$$\frac{V_{OUT}}{V_{IN}} = \left( \frac{4 R_{FB}}{R_{IN}} \right) \left( \frac{A_{BINARY}}{256} \right)$$

To remove initial gain errors, the two  $15k\Omega$  resistors should be adjusted such that  $0.2mA$  flows into pin 12 of each DAC82 when  $V_{IN} = 0$ .




FIGURE 11. Digitally Controlled Attenuator with Bipolar Input.



For a /883B version of this product, see DAC87/883B in the Military Products section.

**DAC85H**  
**DAC85L**  
**DAC87H**  
**DAC87L**

## Monolithic 12-Bit DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- **INDUSTRY STANDARD PINOUT**
- **LOW POWER DISSIPATION: 345mW**
- **FULL  $\pm 10V$  SWING WITH  $V_{CC} = \pm 12VDC$**
- **DIGITAL INPUTS ARE TTL- AND CMOS-COMPATIBLE**
- **GUARANTEED SPECIFICATIONS WITH  $\pm 12V$  AND  $\pm 15V$  SUPPLIES**
- **SINGLE-CHIP DESIGN**
- **$\pm 1/2LSB$  MAXIMUM NONLINEARITY,  $-55^{\circ}C$  to  $+125^{\circ}C$**
- **GUARANTEED MONOTONICITY,  $-55^{\circ}C$  TO  $+125^{\circ}C$**
- **TWO PACKAGE OPTIONS: Hermetic DIP and Leadless Chip Carrier**
- **SETTLING TIME:  $4\mu s$  max to  $\pm 0.01\%$  of Full Scale**


### DESCRIPTION

These monolithic digital-to-analog converters are pin-for-pin equivalent to the industry standard DAC85 and DAC87 first introduced by Burr-Brown. Their single-chip design includes the output amplifier and provides a highly stable reference capable of supplying up to 2.5mA to an external load without degradation of D/A performance.

These converters use proven circuit techniques to provide accurate and reliable performance over temperature and power supply variations. The use of a buried zener diode as the basis for the internal reference contributes to the high stability and low noise of the device. Advanced methods of laser trimming result in precision output current and

output amplifier feedback resistors, as well as low integral and differential linearity errors. Innovative circuit design enables the DAC85 and DAC87 to operate at supply voltages as low as  $\pm 11.4V$  with no loss in performance or accuracy over any range of output voltage. Ease of use has been enhanced by eliminating the need for a +5V logic power supply. The lower power dissipation of the 118 mil by 121 mil chip results in higher reliability and greater long term stability.

Both models are available in a hermetic, side-brazed, ceramic DIP and in a ceramic leadless chip carrier. The DAC85H and L are specified over the industrial temperature range of  $-25^{\circ}C$  to  $+85^{\circ}C$ . The DAC87H and L are specified over the entire military temperature range of  $-55^{\circ}C$  to  $+125^{\circ}C$ .



# SPECIFICATIONS

## ELECTRICAL



Typical at +25°C and  $\pm V_{CC} = 12V$  or 15V unless otherwise noted.

MODEL	DAC85H, L			DAC87H, L			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>DIGITAL INPUT</b>							
Resolution			12			12	Bits
Logic Levels (0°C to +70°C) <sup>(1)</sup> :							
$V_{IH}$ (Logic "1")	+2		+16.5	+2		+16.5	VDC
$V_{IL}$ (Logic "0")	0		+0.8	0		+0.8	VDC
$I_{IH}$ ( $V_{IN} = +2.4V$ )			+20			+20	$\mu A$
$I_{IL}$ ( $V_{IN} = +0.4V$ )			-180			-180	$\mu A$
<b>ACCURACY</b> (at 25°C)							
Linearity Error		$\pm 1/4$	$\pm 1/2$		$\pm 1/4$	$\pm 1/2$	LSB
Differential Linearity Error		$\pm 1/2$	$\pm 3/4$		$\pm 1/2$	$\pm 3/4$	LSB
Gain Error <sup>(2)</sup>		$\pm 0.1$	$\pm 0.2$			$\pm 0.1$	%
Offset Error <sup>(2)</sup>		$\pm 0.05$	$\pm 0.1$			$\pm 0.05$	% of FSR <sup>(3)</sup>
<b>DRIFT</b> (over specification temperature range) <sup>(4)</sup>							
Total bipolar drift (includes gain, offset, and linearity drifts)		$\pm 10$	$\pm 25$			$\pm 30$	ppm of FSR/°C
Total Error (over specification temperature range) <sup>(5)</sup> : Unipolar			$\pm 0.2$			$\pm 0.2$	% of FSR
Bipolar			$\pm 0.12$			$\pm 0.2$	% of FSR
Gain: Including Internal Reference			$\pm 20$			$\pm 20$	ppm/°C
Excluding Internal Reference		$\pm 5$	$\pm 10$		$\pm 5$	$\pm 10$	ppm/°C
Unipolar Offset			$\pm 3$			$\pm 3$	ppm of FSR/°C
Bipolar Offset			$\pm 10$			$\pm 10$	ppm of FSR/°C
Differential Linearity			$\pm 3/4$			$\pm 3/4$	LSB
Linearity Error		$\pm 1/4$	$\pm 1/2$		$\pm 1/4$	$\pm 1/2$	LSB
Monotonicity Guaranteed	-25		+85	55		+125	°C
<b>CONVERSION SPEED, <math>V_{OUT}</math> models</b>							
Settling Time to $\pm 0.01\%$ of FSR							
For FSR change (2k $\Omega$    500pF load)							
with 10k $\Omega$ Feedback		3	4		3	4	$\mu s$
with 5k $\Omega$ Feedback		2	3		2	3	$\mu s$
For 1LSB Change		1			1		$\mu s$
Slew Rate	10			10			V/ $\mu s$
<b>CONVERSION SPEED, <math>I_{OUT}</math> models</b>							
Settling Time to $\pm 0.01\%$ of FSR							
For FSR change: 10 $\Omega$ to 100 $\Omega$ load		300			300		ns
1k $\Omega$ load		.1			1		$\mu s$
<b>ANALOG OUTPUT, <math>V_{OUT}</math> models</b>							
Ranges		$\pm 2.5, \pm 5, \pm 10, +5, +10$			$\pm 2.5, \pm 5, \pm 10, +5, +10$		V
Output Current <sup>(6)</sup>	$\pm 5$			$\pm 5$			mA
Output Impedance (DC)		0.05			0.05		$\Omega$
Short Circuit to Common, Duration <sup>(7)</sup>		Indefinite			Indefinite		
<b>ANALOG OUTPUT, <math>I_{OUT}</math> models</b>							
Ranges: Bipolar	$\pm 0.96$	$\pm 1.0$	$\pm 1.04$	$\pm 0.96$	$\pm 1.0$	$\pm 1.04$	mA
Unipolar	-1.96	-2.0	-2.04	-1.96	-2.0	-2.04	mA
Output Impedance: Bipolar	2.6	3.2	3.7	2.6	3.2	3.7	k $\Omega$
Unipolar	4.6	6.6	8.6	4.6	6.6	8.6	k $\Omega$
Compliance	-2.5		+2.5	-2.5		+2.5	V
<b>REFERENCE VOLTAGE OUTPUT</b>							
External Current (constant load)	+6.23	+6.30	+6.37	+6.23	+6.30	+6.37	V
Drift vs Temperature			2.5			2.5	ppm/°C
Output Impedance		1			1		$\Omega$
<b>POWER SUPPLY SENSITIVITY</b>							
$V_{CC} = \pm 12VDC$ or $\pm 15VDC$		$\pm 0.002$	$\pm 0.006$		$\pm 0.002$	$\pm 0.004$	% FSR / % $V_{CC}$
<b>POWER SUPPLY REQUIREMENTS</b>							
$\pm V_{CC}$	$\pm 11.4$		$\pm 16.5$	$\pm 11.4$		$\pm 16.5$	VDC
Supply Drain (no load): + $V_{CC}$		8	12		8	12	mA
- $V_{CC}$		15	20		15	20	mA
Power Dissipation ( $V_{CC} = \pm 15VDC$ )		345	480		345	480	mW
<b>TEMPERATURE RANGE</b>							
Specification	-25		+85	-55		+125	°C
Storage	-65		+150	-65		+150	°C

NOTES: (1) Refer to "Logic Input Compatibility" section. (2) Adjustable to zero with external trim potentiometer. (3) FSR means full scale range and is 20V for  $\pm 10V$  range, 10V for  $\pm 5V$  range for  $V_{OUT}$  models; 2mA for  $I_{OUT}$  models. (4) To maintain drift spec, internal feedback resistors must be used. (5) Includes the effects of gain, offset and linearity drift. Gain and offset errors externally adjusted to zero at +25°C. (6) For  $\pm V_{CC}$  less than  $\pm 12VDC$ , limit output current load to  $\pm 2.5mA$  to maintain  $\pm 10V$  full scale output voltage swing. For output range of  $\pm 5V$  or less, the output current is  $\pm 5mA$  over entire  $\pm V_{CC}$  range. (7) Short circuit current is 40mA, max.

## MECHANICAL

### H PACKAGE (Hermetic DIP)



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.185	1.215	30.10	30.86
C	.105	.170	2.67	4.32
D	.015	.021	0.38	0.53
F	.035	.060	0.89	1.52
G	100 BASIC		2.54 BASIC	
H	.030	.070	0.76	1.78
J	.008	.012	0.20	0.30
K	.120	.240	3.05	6.10
L	600 BASIC		15.24 BASIC	
M	-	10°	-	10°
N	.025	.060	0.64	1.52


MATING CONNECTOR: 0245MC

WEIGHT: 4.1 grams (0.15 oz.)

PIN: Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).

HERMETICITY: Conforms to Method 1014, Condition A1 or A2 (fine leak) and Condition C (gross leak).


### L PACKAGE (Hermetic LCC\*)




\*Leadless Chip Carrier

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.442	.458	11.23	11.63
B	.442	.458	11.23	11.63
C	.064	.100	1.63	2.54
F	.022	.028	0.56	0.71
G	0.50 BASIC		1.27 BASIC	
H	.008 R TYP.		0.20R TYP	

## FUNCTIONAL DIAGRAM AND PIN ASSIGNMENTS





**ABSOLUTE MAXIMUM RATINGS**

+V <sub>cc</sub> to Common	0V to +18V
-V <sub>cc</sub> to Common	0V to -18V
Digital Data Inputs to Common	-1V to +18V
Reference Output to Common	±V <sub>cc</sub>
Reference Input to Common	±V <sub>cc</sub>
Bipolar Offset to Common	±V <sub>cc</sub>
10V Range R to Common	±V <sub>cc</sub>
20V Range R to Common	±V <sub>cc</sub>
External Voltage to DAC Output	-5V to +5V
Max Junction Temperature	165°C
Lead Temperature, Soldering	+300°C, 10s
Thermal Resistance, θ <sub>J-A</sub> : H Package	65°C/W
L Package	65°C/W

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

**DISCUSSION OF SPECIFICATIONS**

**DIGITAL INPUT CODES**

The DAC85H Series accepts complementary binary digital input codes. The CBI model may be connected by the user for any one of three complementary codes: CSB, COB, or CTC (see Table I).

**ACCURACY**

Linearity of a D/A converter is the true measure of its performance. The linearity error of the DAC85H Series is specified over its entire temperature range. This means that the analog output will not vary by more than ±1/2LSB, maximum, from an ideal straight line drawn

**ENVIRONMENTAL SCREENING**

**/QM Screening**

Burr-Brown /QM models are environmentally-screened versions of our standard industrial products, designed to provide enhanced reliability. The screening, tabulated below, is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient method of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified below. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD-883.

**Screening Flow For /QM Models**

Screen	MIL-STD-883 Method	Condition	Comments
Internal Visual	2010	B	
High Temperature Storage (Stabilization Bake)	1008	C	+150°C, 24hrs
Temperature Cycling	1010	C	-65 to +150°C, 10 cycles
Burn-in	1015	B	+125°C, 160hrs
Constant Acceleration	2001	E	30,000 Gs
Hermeticity Fine Leak	1014	A1 or A2	5 × 10 <sup>-8</sup> atm cc/sec
Gross Leak	1014	C	60psig, 2hrs
External Visual	2009		

**ORDERING INFORMATION**

Model	Output	Package
DAC85H-CBI-I	Current	DIP
DAC85H-CBI-I/QM	Current	DIP
DAC85H-CBI-V	Voltage	DIP
DAC85H-CBI-V/QM	Voltage	DIP
DAC85L-V	Voltage	LCC
DAC85L-V/QM	Voltage	LCC
DAC87H-CBI-V	Voltage	DIP
DAC87H-CBI-V/QM	Voltage	DIP
DAC87L-V	Voltage	LCC
DAC87L-V/QM	Voltage	LCC

TABLE I. Digital Input Codes.

Digital Input		Analog Output		
MSB	LSB	CSB Complementary Straight Binary	COB Complemen. Offset Binary	CTC* Complemen. Two's Complement
0	0	+Full Scale	+Full Scale	-1LSB
0	1	+1/2 Full Scale	Zero	-Full Scale
1	0	1/2 Full Scale -1LSB	-1LSB	+Full Scale
1	1	Zero	-Full Scale	Zero

\*Invert the MSB of the COB code with an external inverter to obtain CTC code.

between the end points (inputs all "1"s and all "0"s) over the specified temperature range of 0°C to +70°C.

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of  $\pm 1/2$ LSB means that the output voltage step sizes can range from  $1/2$ LSB to  $3/2$ LSB when the input changes from one adjacent input state to the next.

Monotonicity over the specification temperature range is guaranteed in the DAC85H Series to insure that the analog output will increase or remain the same for increasing input digital codes.

### DRIFT

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million per °C (ppm/°C). Gain drift is established by: 1) testing the end point differences for each DAC85H Series model at 0°C, +25°C and +70°C; 2) calculating the gain error with respect to the 25°C value and; 3) dividing by the temperature change. This figure is expressed in ppm/°C and is given in the electrical specifications both with and without internal reference.

Offset Drift is a measure of the actual change in output with all "1"s on the input over the specification temperature range. The offset is measured at 0°C, minimum temperature and maximum temperature. The maximum change in Offset is referenced to the Offset at 25°C and is divided by the temperature range. This drift is expressed in parts per million of full scale range per °C (ppm of FSR/°C).

### SETTLING TIME

Settling time for each DAC85H Series model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 1).




FIGURE 1. Full Scale Range Settling Time vs Accuracy.

### Voltage Output Models

Three settling times are specified to  $\pm 0.01\%$  of full scale range (FSR); two for maximum full scale range changes of 20V, 10V and one for a 1LSB change. The 1LSB change is measured at the major carry (0111...11 to 1000...00), the point at which the worst case settling time occurs.

### Current Output Models

Two settling times are specified to  $\pm 0.01\%$  of FSR. Each is given for current models connected with two different resistive loads: 10 $\Omega$  to 100 $\Omega$  and 1000 $\Omega$  to 1875 $\Omega$ . Internal resistors are provided for connecting nominal load resistances of approximately 1000 $\Omega$  to 1800 $\Omega$  for output voltage range of  $\pm 1$ V and 0 to  $-2$ V. See Figure 11.

### COMPLIANCE

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy. The maximum compliance voltage of all current output models is  $\pm 2.5$ V. Maximum safe voltage swing permitted without damage to the DAC85H Series is  $\pm 5$ V.

### POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR per percent of change in either the positive or negative supplies about the nominal power supply voltages (see Figure 2).




FIGURE 2. Power Supply Rejection vs Power Supply Ripple.

### REFERENCE SUPPLY

All DAC85H Series models are supplied with an internal 6.3V reference voltage supply. This voltage (pin 24) has a tolerance of  $\pm 1\%$  and must be connected to the Reference Input (pin 16) for specified operation. This reference may be used externally also, but external current drain is limited to 2.5mA.

If a varying load is to be driven, an external buffer amplifier is recommended to drive the load in order to isolate bipolar offset from load variations. Gain and bipolar offset adjustments should be made under constant load conditions.

### LOGIC INPUT COMPATIBILITY

DAC85H Series digital inputs are TTL, LSTTL and 4000B, 54/74HC CMOS compatible. The input switching threshold remains at the TTL threshold over the entire supply range.

Logic "0" input current over temperature is low enough to permit driving DAC85H Series directly from outputs of 4000B and 54/74C CMOS devices.

## OPERATING INSTRUCTIONS

### POWER SUPPLY CONNECTIONS

Connect power supply voltages as shown in Figure 3. For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown. These capacitors ( $1\mu\text{F}$  tantalum) should be located close to the DAC85H Series.

### $\pm 12\text{V}$ OPERATION

All DAC85H Series models can operate over the entire power supply range of  $\pm 11.4\text{V}$  to  $\pm 16.5\text{V}$ . Even with supply levels dropping to  $\pm 11.4\text{V}$ , the DAC can swing a full  $\pm 10\text{V}$  range, provided the load current is limited to  $\pm 2.5\text{mA}$ . With power supplies greater than  $\pm 12\text{V}$ , the DAC output can be loaded up to  $\pm 5\text{mA}$ . For output swing of  $\pm 5\text{V}$  or less, the output current is  $\pm 5\text{mA}$ , min. over the entire  $V_{\text{CC}}$  range.

### EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in Figure 3 and adjust as described below. TCR of the potentiometers should be  $100\text{ppm}/^\circ\text{C}$  or less. The  $3.9\text{M}\Omega$  and  $10\text{M}\Omega$  resistors (20% carbon or better) should be located close to the DAC to prevent noise pickup. If it is not convenient to use these high value resistors, an equivalent "T" network, as shown in Figure 4, may be substituted.




FIGURE 4. Equivalent Resistances.

Existing applications that are converting to the monolithic DAC85H Series must change the gain trim resistor on pin 23 from  $18\text{M}\Omega$  to  $10\text{M}\Omega$  to insure sufficient adjustment range. Pin 23 is a high impedance point and a  $0.001\mu\text{F}$  to  $0.01\mu\text{F}$  ceramic capacitor should be connected from this pin to Common (pin 21) to prevent noise pickup. Refer to Figure 5 for relationship of Offset and Gain adjustments to unipolar and bipolar D/A operation.

### Offset Adjustment

For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the Offset potentiometer for zero output.




FIGURE 3. Power Supply and External Adjustment Connection Diagrams (H Package).



For bipolar (COB, CTC) configurations, apply the digital input code that should produce the maximum negative output. Example: If the Full Scale Range is connected for 20V, the maximum negative output voltage is  $-10V$ . See Table II for corresponding codes.




FIGURE 5. Relationship of Offset and Gain Adjustments for a Unipolar and Bipolar D/A Converter.

### Gain Adjustment

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive output. Adjust the Gain potentiometer for this positive full scale output. See Table II for positive full scale voltages and currents.

TABLE II. Digital Input/Analog Output.

DIGITAL INPUT	ANALOG OUTPUT			
	VOLTAGE*		CURRENT	
MSB    LSB	0 to +10V	$\pm 10V$	0 to -2mA	$\pm 1mA$
000000000000	+9.9976V	+9.9951V	-1.9995mA	-0.9995mA
011111111111	+5.0000V	0.0000V	-1.0000mA	0.0000mA
100000000000	+4.9976V	-0.0049V	-0.9995mA	+0.0005mA
111111111111	0.0000V	-10.0000V	0.0000mA	+1.000mA
One LSB	2.44mV	4.88mV	0.488 $\mu A$	0.488 $\mu A$

\*To obtain values for other binary ranges:  
 0 to +5V range divide 0 to +10V range values by 2.  
 $\pm 5V$  range: divide  $\pm 10V$  range values by 2.  
 $\pm 2.5V$  range: divide  $\pm 10V$  range values by 4.

### VOLTAGE OUTPUT MODELS

#### Output Range Connections

Internal scaling resistors provided in the DAC85H Series may be connected to produce bipolar output voltage ranges of  $\pm 10V$ ,  $\pm 5V$  or  $\pm 2.5V$  or unipolar output voltage ranges of 0 to +5V or 0 to +10V. See Figure 6.




FIGURE 6. Output Amplifier Voltage Range Scaling Circuit.

Gain and offset drift are minimized because of the thermal tracking of the scaling resistors with other internal device components. Connections for various output voltage ranges are shown in Table III. Settling time for a full-scale range change is specified as  $4\mu s$  for the 20V range and  $3\mu s$  for the 10V range.

TABLE III. Output Voltage Range Connections for Voltage Models.

Output Range	Digital Input Codes	Connect Pin 15 to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
+10	COB or CTC	19	20	15	24
$\pm 5$	COB or CTC	18	20	N.C.	24
$\pm 2.5V$	COB or CTC	18	20	20	24
0 to +10V	CSB	18	21	N.C.	24
0 to +5V	CSB	18	21	20	24

### CURRENT OUTPUT MODELS

The resistive scaling network and equivalent output circuit of the current model differ from the voltage model and are shown in Figures 7 and 8.




FIGURE 7. Internal Scaling Resistors.




FIGURE 8. Current Output Model Equivalent Output Circuit.

Internal scaling resistors (Figure 7) are provided to scale an external op amp or to configure load resistors for a voltage output. These connections are described in the following sections.

If the internal resistors are not used for voltage scaling, external  $R_L$  (or  $R_F$ ) resistors should have a TCR of  $\pm 25\text{ppm}/^\circ\text{C}$  or less to minimize drift. This will typically add  $\pm 50\text{ppm}/^\circ\text{C}$  plus the TCR of  $R_L$  (or  $R_F$ ) to the total drift.

### Driving An External Op Amp

The current output model DAC85H will drive the summing junction of an op amp used as a current-to-voltage converter to produce an output voltage. See Figure 9.




FIGURE 9. External Op-Amp—Using Internal Feedback Resistors.

$$V_{OUT} = I_{OUT} \times R_F$$

where  $I_{OUT}$  is the DAC85H output current and  $R_F$  is the feedback resistor. Using the internal feedback resistors of the current output model DAC85H provides output voltage ranges the same as the voltage model DAC85H. To obtain the desired output voltage range when connecting an external op amp, refer to Table IV.

TABLE IV. Voltage Range of Current Output

Output Range	Digital Input Codes	Connect (A) to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
$\pm 10\text{V}$	COB or CTC	19	15	(A)	24
$\pm 5\text{V}$	COB or CTC	18	15	NC	24
$\pm 2.5\text{V}$	COB or CTC	18	15	15	24
0 to +10V	CSB	18	21	NC	24
0 to +5V	CSB	18	21	15	24

### Output Larger Than 20V Range

For output voltage ranges larger than  $\pm 10\text{V}$ , a high voltage op amp may be employed with an external feedback resistor. Use  $I_{OUT}$  values of  $\pm 1\text{mA}$  for bipolar voltage ranges and  $-2\text{mA}$  for unipolar voltage ranges. See Figure 10. Use protection diodes when a high voltage op amp is used.

The feedback resistor,  $R_F$ , should have a temperature coefficient as low as possible. Using an external feedback resistor, overall drift of the circuit increases due to the lack of temperature tracking between  $R_F$  and the internal scaling resistor network. This will typically add  $50\text{ppm}/^\circ\text{C}$  plus  $R_F$  drift to total drift.




FIGURE 10. External Op-Amp—Using External Feedback Resistors.

### Driving a Resistive Load Unipolar

A load resistance,  $R_L = R_{L1} + R_{L2}$ , connected as shown in Figure 11 will generate a voltage range,  $V_{OUT}$ , determined by:

$$V_{OUT} = -2\text{mA} [(R_L \times R_0) \div (R_L + R_0)]$$




FIGURE 11. Current Output Model Equivalent Circuit Connected for Unipolar Voltage Output with Resistive Load.

The unipolar output impedance  $R_0$  equals  $6.6\text{k}\Omega$  (typ) and  $R_{L1}$  is the internal load resistance of  $968\Omega$  (derived by connecting pin 15 to pin 20 and pin 18 to 19). By choosing  $R_{L2} = 210\Omega$ ,  $R_L = 1178\Omega$ .  $R_L$  in parallel with  $R_0$  yields  $1\text{k}\Omega$  total load. This gives an output range of 0 to  $-2\text{V}$ . Since  $R_0$  is not exact, initial trimming per Figure 3 may be necessary; also  $R_{L2}$  may be trimmed.

### Driving a Resistive Load Bipolar

The equivalent output circuit for a bipolar output voltage range is similar to Figure 11,  $R_L = R_{L1} + R_{L2}$ .  $V_{OUT}$  is determined by:


$$V_{OUT} = \pm 1\text{mA} [(R_0 \times R_L) \div (R_0 + R_L)]$$

By connecting pin 17 to 15, the output current becomes bipolar ( $\pm 1\text{mA}$ ) and the output impedance  $R_0$  becomes  $3.2\text{k}\Omega$  ( $6.6\text{k}\Omega \parallel 6.3\text{k}\Omega$ ).  $R_{L1}$  is  $1200\Omega$  (derived by connecting pin 15 to 18 and pin 18 to 19). By choosing  $R_{L2} = 255\Omega$  (for a bipolar output connect  $R_{L2}$  between pin 20 and pin 21),  $R_L = 1455\Omega$ .  $R_L$  in parallel with  $R_0$  yields  $1\text{k}\Omega$  total load. This gives an output range of  $\pm 1\text{V}$ . As indicated above, trimming may be necessary.

**Monolithic Microcircuit  
 DIGITAL-TO-ANALOG CONVERTER**

**FEATURES**

- 8-BIT RESOLUTION
- CURRENT OUTPUT
- FAST SETTLING  
 200nsec to  $\pm 0.2\%$
- HERMETIC DUAL-IN-LINE PACKAGE
- LOW COST
- INTERNAL REFERENCE AND SCALING RESISTORS



**DESCRIPTION**

The DAC90 is an 8-bit D/A Converter that offers performance usually found only in larger, modular units. Housed in a 16-pin ceramic dual-in-line package, the DAC90 is complete with its own internal reference and scaling resistors.

Two versions are available: the DAC90BG (-25°C to +85°C) and DAC90SG (-55°C to +125°C) both offer  $\pm 0.2\%$  nonlinearity over their respective temperature ranges. Settling time to  $\pm 0.2\%$  is typically 200nsec.

The small size of the DAC90 makes it an ideal choice as the heart of your A/C converter design or for applications where space or weight is at premium, such as CRT displays, aircraft instrumentation, and portable instruments.

# SPECIFICATIONS

## ELECTRICAL


Typical at 25°C and rated power supplies unless otherwise noted.

MODEL	DAC90BG	DAC90SG	UNITS
<b>DIGITAL INPUT</b>			
Resolution	8	8	Bits
Logic Levels (TTL-compatible)			
Logic "1"	$+2 < e_{d1} < +5.5$ at $+40\mu\text{A}$		V
Logic "0"	$0 < e_{d0} < +0.8$ at $-1.0\text{mA}$		V
<b>TRANSFER CHARACTERISTICS</b>			
<b>ACCURACY</b>			
Linearity Error at 25°C, max	$\pm 1/2$	$\pm 1/2$	LSB
-25°C to +85°C, max	$\pm 1/2$		LSB
-55°C to +125°C, max		$\pm 1/2$	LSB
Differential Linearity Error	$\pm 1/2$	$\pm 1/2$	LSB
Gain Error <sup>(1)</sup>	5	5	%
Offset Error <sup>(1)</sup>	1	1	% of FSR <sup>(2)</sup>
Minimum Temperature Range for Guaranteed Monotonicity	-25 to +85	-55 to +125	°C
<b>DRIFT<sup>(3)</sup></b>			
<b>Gain</b>			
-25°C to +85°C	$\pm 50$		ppm/°C
-55°C to +125°C		$\pm 50$	ppm/°C
<b>Offset</b>			
<b>Unipolar</b>			
-25°C to +85°C	$\pm 1$		ppm of FSR/°C
-55°C to +125°C		$\pm 1$	ppm of FSR/°C
<b>Bipolar</b>			
-25°C to +85°C	$\pm 50$		ppm of FSR/°C
-55°C to +125°C		$\pm 50$	ppm of FSR/°C
<b>CONVERSION SPEED</b>			
Settling time to $\pm 0.2\%$ of FSR for FSR change			
10 $\Omega$ to 100 $\Omega$ load	200		nsec
1k $\Omega$ load	300		nsec
<b>ANALOG OUTPUT</b>			
<b>Ranges</b>			
Output Impedance - Bipolar	$\pm 1.0$ to $-2$		mA
Unipolar	1.8		k $\Omega$
	2		k $\Omega$
Compliance	$-4$ to $+4$		V
Internal Reference Voltage, $V_r$	7.6		V
Tempco of Drift	$\pm 50$	$\pm 50$	ppm of $V_r$ /°C
<b>POWER SUPPLY SENSITIVITY</b>			
+15VDC	$\pm 0.02\%$		% of FSR/% $V_s$
-15VDC	$\pm 0.002$		% of FSR/% $V_s$
<b>POWER SUPPLY REQUIREMENTS</b>			
Rated Voltage	$\pm 15$		VDC
Range	$\pm 14.5$ to $\pm 15.5$		VDC
Supply Drain $\pm 15\text{VDC}$	7		mA
<b>TEMPERATURE RANGE</b>			
Specification	-25 to +85	-55 to +125	°C
Operating	-55 to +125	-55 to +125	°C
Storage	-55 to +125	-55 to +125	°C

### NOTES:

- Adjustable to zero with external trim potentiometer.
- FSR means "full scale range" and is 20V for  $\pm 10\text{V}$  range, 10V for  $\pm 5\text{V}$  range, etc.
- To maintain drift spec internal feedback resistors must be used.

## MECHANICAL




NOTE:  
Leads in true position within .010"  
(.25mm) R @ MMC at seating plane.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.790	.810	20.07	20.57
C	.105	.170	2.67	4.32
D	.015	.021	0.38	0.53
F	.048	.060	1.22	1.52
G	.100 BASIC		2.54 BASIC	
H	.030	.070	0.76	1.78
J	.008	.012	0.20	0.30
K	.120	.240	3.05	6.10
L	.300 BASIC		7.62 BASIC	
M	---	10 <sup>0</sup>	---	10 <sup>0</sup>
N	.025	.060	0.64	1.52

CASE: Ceramic, with hermetic seal  
HERMETICITY: Conforms to MIL-STD-883 Method 1014, Condition C, Step 1 Fluorocarbon Gross leak and Condition A Helium;  $5 \times 10^{-7}$  cc/sec (fine leak).

## CONNECTION DIAGRAM



# DISCUSSION OF SPECIFICATIONS

## DIGITAL INPUT CODES

The DAC90 accepts digital inputs in complementary binary (CBI) format and may be connected for complementary straight binary (CSB) or complementary offset binary (COB) operation (see Table I). By using one external inverter, the user can operate the DAC90 in the complementary two's complement (CTC) mode.

TABLE I. Digital Input and Analog Output Relationship.

DIGITAL INPUT CODES		OUTPUT RANGE			
		VOLTAGE*		CURRENT	
		0 to +10V	±10V	0 to -2mA	±1mA
MSB	LSB				
0 0 0 0 0 0 0		+9.961V	+9.922V	-1.992mA	-0.992mA
0 1 1 1 1 1 1		+5.000V	0.000V	-1.000mA	0.000mA
1 0 0 0 0 0 0		+4.961V	-78.12mV	-0.99mA	+7.81µA
1 1 1 1 1 1 1		0.000V	-10.000V	0.000mA	+1.000mA
one LSB		39.06mV	78.12mV	7.81µA	7.81µA

\* Requires external amplifier. To obtain values for other binary (CBI) ranges: 0 to +5V range: divide 0 to +10V range values by 2. ±5V range: divide ±10V range values by 2. ±2.5V range: divide ±10V range values by 4.

## ACCURACY

### Linearity

The LINEARITY of a D/A converter is the true measure of its performance. The DAC90 analog output will not vary by more than  $\pm 1/2$ LSB from an ideal straight line drawn between the end points (all 1's and all 0's) over the specified temperature range.

### Differential Linearity

DIFFERENTIAL LINEARITY error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A DIFFERENTIAL LINEARITY error specification of  $\pm 1/2$ LSB means that the output voltage can change anywhere from  $1/2$ LSB to  $3/2$ LSB when the input changes from one adjacent digital state to the next.

## DRIFT

### Gain Drift

GAIN DRIFT is a measure of the change in the analog output over temperature expressed in parts per million per °C (ppm/°C). The GAIN DRIFT is determined by testing the end point differences at the high and low temperature extremes and at 25°C for each model, calculating the GAIN ERROR with respect to the 25°C value, and dividing by the temperature change.

### Offset Drift

OFFSET DRIFT is a measure of the actual change in output voltage (using an external amplifier) at zero volts output over the specified temperature range. The offset voltage is measured at the temperature extremes, and the maximum change referenced to 25°C is divided by the temperature range. This drift is expressed in parts per million of full scale range per °C (ppm of FSR/°C).

## SETTLING TIME

SETTLING TIME is the time required for the output to enter and remain in an error band equal to  $\pm 0.2\%$  of full scale range measured from the time the digital input is changed. Typical settling time values for full scale changes are a function of the load resistor and are shown in the figure below.




FIGURE 1. Settling Time for FSR Change vs Load.

### Compliance

The COMPLIANCE VOLTAGE of the DAC90 is the maximum voltage swing allowed on the current output in order to maintain the specified accuracy; it is -4.0V to +4.0V for the unipolar and bipolar current ranges. The maximum safe voltage swing allowed with no damage to the DAC90 output is -4.0B to +15.0V

## POWER SUPPLY SENSITIVITY

**POWER SUPPLY SENSITIVITY** is a measure of the effect of a power supply voltage change on the D/A converter output. It is defined as a percent of FSR/percent of change in either the +15VDC or -15VDC power supplies about the nominal power supply voltages. Figure 2 shows power supply rejection vs frequency.




FIGURE 2. Power Supply Rejection vs. Power Supply Ripple Frequency.

## OPERATING INSTRUCTIONS

### POWER SUPPLY CONNECTIONS

#### Decoupling

For best performance and noise rejection, power supply decoupling capacitors should be connected as shown in Figure 3. These capacitors should be located close to the DAC90 and should be tantalum or electrolytic types bypassed with a  $0.01\mu\text{F}$  ceramic capacitor for best high frequency performance.




FIGURE 3. Recommended Power Supply Decoupling

### OPERATION IN THE CURRENT OUTPUT MODE

In the current output mode, the DAC90 provides a, unipolar output current of 0 to -2mA and a bipolar output current of  $\pm 1\text{mA}$ . Refer to Figure 4 and Table II for proper connections. In applications requiring the use of the DAC90 in the current output mode, such as an A/D converter, the internal scaling resistors should be used to generate currents corresponding to analog input voltages.

TABLE II. Connections for Current Output Mode.

Output Range	Connect Pin 13 to:
0 to -2mA	N.C.
$\pm 1\text{mA}$	Pin 10




FIGURE 4. Current Output Mode Connection Diagram.

# VOLTAGE OUTPUT using an EXTERNAL OP AMP

## UNIPOLAR OR BIPOLAR OPERATION

The DAC90 will drive the summing junction of an op amp (the op amp being used as a current-to-voltage converter) to produce an output voltage.




FIGURE 5. External Op Amp Using Internal Feedback Resistors.

$$V_{OUT} = -I \times R_F$$

where  $I_{OUT}$  is the DAC90 output current and  $R_F$  is the feedback resistor. Refer to Table III and Figure 5.

TABLE III. Voltage Ranges of Current Output DAC90 with External Op Amp.

Output Range	Digital Input Codes	Connect (A) to	Connect Pin (13) to
±10V	COB	11	10
±5V	COB	12	10
±2.5V	COB	12	10,11
0 to +10V	CSB	12	N.C.
0 to +5V	CSB	12	11

## EXTERNAL OFFSET and GAIN ADJUSTMENT

Initial offset and gain errors may be trimmed by the user with externally connected OFFSET and GAIN potentiometers and an operational amplifier. Refer to Figures 5 and 6 for proper connections. The adjustment procedures are described below. Potentiometer resistances are shown as a range of values and should have a temperature drift coefficient of 100ppm/°C or less. The trimming networks should be located as close to the DAC90 as possible to minimize noise pickup. The ceramic capacitor shown in Figure 6 will further reduce noise pickup at the gain adjust point.

### OFFSET ADJUSTMENT

Offset adjustment should be made prior to gain adjustment. Connect the unit as shown in Figure 5 for the desired output range and add the offset adjust network shown in Figure 6. Offset adjustment is the same procedure for either bipolar or unipolar operation. Apply the digital input code which should give zero volts output and adjust the offset potentiometer for zero volts output. See Table I for the corresponding codes.




FIGURE 7. Relationship of OFFSET and GAIN Adjustment for a UNIPOLAR D/A Converter.




FIGURE 6. Connections for OFFSET and GAIN Adjustment.

### GAIN ADJUSTMENT

The gain adjust procedure is the same for either bipolar or unipolar operation. An external amplifier should be connected as shown in Figure 5. Connect the unit for the desired output range and add the gain adjust network shown in Figure 6. Apply the digital input code which should give the maximum positive output voltage and adjust the gain potentiometer for the correct output. Refer to Table I for the corresponding codes.




FIGURE 8. Relationship of OFFSET and GAIN Adjustments for BIPOLAR D/A Converter.



# DAC700/702 DAC701/703

## Monolithic 16-Bit DIGITAL-TO-ANALOG CONVERTERS

### FEATURES

- MONOLITHIC CONSTRUCTION
- $V_{OUT}$  AND  $I_{OUT}$  MODELS
- HIGH ACCURACY:
  - Linearity Error  $\pm 0.0015\%$  of FSR max
  - Differential Linearity Error  $\pm 0.003\%$  of FSR max


- MONOTONIC (at 15 bits) OVER FULL SPECIFICATION TEMPERATURE RANGE
- PIN-COMPATIBLE WITH DAC70, DAC71, DAC72
- LOW COST
- DUAL-IN-LINE PLASTIC AND HERMETIC CERAMIC, AND LEADLESS CHIP CARRIER PACKAGES
- /QM ENVIRONMENTAL SCREENING AVAILABLE

### DESCRIPTION

This is another industry first from Burr-Brown—a complete 16-bit digital-to-analog converter that includes a precision buried-zener voltage reference and a low-noise, fast-settling output operational amplifier (voltage output models), all on one small monolithic chip. A combination of current-switch design techniques accomplishes not only 15-bit monotonicity over the entire specified temperature range but also a maximum end-point linearity error of  $\pm 0.0015\%$  of full-scale range. Total full-scale gain drift is limited to  $\pm 10\text{ppm}/^\circ\text{C}$  maximum (LH and CH grades).

Digital inputs are complementary binary coded and are TTL-, LSTTL-, 54/74C- and 54/74HC-compatible over the entire temperature range. Outputs of 0 to +10V,  $\pm 10\text{V}$ , 0 to  $-2\text{mA}$ , and  $\pm 1\text{mA}$  are available.

These D/A converters are packaged in hermetic 24-pin ceramic side-brazed or molded plastic and 28-contact leadless chip carrier packages. The DIP-packaged parts are pin-compatible with the voltage and current output DAC71 and DAC72 model families. The DAC700 and DAC702 are also pin-compatible with the DAC70 model family.





# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$  and rated power supplies unless otherwise noted.

MODEL	DAC702/703J			DAC700/701/702/703K			DAC700/701/702/703B, S			DAC700/701/702/703L, C			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT</b>													
<b>DIGITAL INPUT</b>													
Resolution			16			*			*			*	Bits
Digital Inputs <sup>(1)</sup>													
$V_{IH}$	+2.4		+V <sub>CC</sub>	*		*			*			*	V
$V_{IL}$	-1.0		+0.8	*		*			*			*	V
$I_{IH}, V_i = +2.7\text{V}$			+40			*			*			*	$\mu\text{A}$
$I_{IL}, V_i = +0.4\text{V}$		-0.35	-0.5			*			*			*	mA
<b>TRANSFER CHARACTERISTICS</b>													
<b>ACCURACY<sup>(2)</sup></b>													
Linearity Error <sup>(4)</sup>		±0.0015	±0.006		*	±0.003		*	*		±0.00075	±0.0015	% of FSR <sup>(3)</sup>
Differential Linearity Error <sup>(4)</sup>		±0.003	±0.012		*	±0.006		*	*		±0.0015	±0.003	% of FSR
Differential Linearity Error at Bipolar Zero (DAC702/703) <sup>(4)</sup>					±0.003	±0.006		±0.0015	±0.003		*	*	% of FSR
Gain Error <sup>(5)</sup>		±0.07	±0.30		*	±0.15		±0.05	±0.10		*	*	%
Zero Error <sup>(5)(6)</sup>		±0.05	±0.10		*	*		*	*		*	*	% of FSR
Monotonicity Over Spec. Temp. Range	13			14			*			15			Bits
<b>DRIFT (over specification temperature range)</b>													
Total Error Over Temperature Range (all models) <sup>(7)</sup>		±0.08			*	±0.15		±0.05	±0.10		*	*	% of FSR
Total Full Scale Drift:													
DAC700/701		±10			*	±30		±8.5	±18		±6	±13	ppm of FSR/°C
DAC702/703		±10			*	±25		±7	±15		*	*	ppm of FSR/°C
Gain Drift (all models)		±10	±30		*	±25		±7	±15		±5	±10	ppm/°C
Zero Drift:													
DAC700/701					±2.5	±5		±1.5	±3		*	*	ppm of FSR/°C
DAC702/703		±5	±15		*	±12		±4	±10		±2.5	±5	ppm of FSR/°C
Differential Linearity Over Temp. <sup>(4)</sup>			±0.012			+0.009, -0.006			*			+0.006, -0.003	% of FSR
Linearity Error Over Temp. <sup>(4)</sup>			±0.012			±0.006			*			±0.003	% of FSR
<b>SETTLING TIME (to ±0.003% of FSR)<sup>(8)</sup></b>													
DAC701/703 (V <sub>OUT</sub> models)													
Full Scale Step, 2k $\Omega$ load		4			*	8		*	*		*	*	$\mu\text{sec}$
1LSB Step at Worst-Case Code <sup>(9)</sup>		2.5			*			*	*		*	*	$\mu\text{sec}$
Slew Rate		10			*			*	*		*	*	V/ $\mu\text{sec}$
DAC700/702 (I <sub>OUT</sub> models)													
Full Scale Step (2mA), 10 to 100 $\Omega$ load		350			*	1000		*	*		*	*	nsec
1k $\Omega$ load		1			*	3		*	*		*	*	$\mu\text{sec}$
<b>OUTPUT</b>													
<b>VOLTAGE OUTPUT MODELS</b>													
DAC701 (CSB Code)						0 to +10		*	*		*	*	V
DAC703 (COB Code)		±5	±10		*	*		*	*		*	*	V
Output Current			0.15		*	*		*	*		*	*	mA
Output Impedance					*	*		*	*		*	*	$\Omega$
Short Circuit to Common Duration			Indefinite		*	*		*	*		*	*	
<b>CURRENT OUTPUT MODELS</b>													
DAC700 (CSB Code) <sup>(10)</sup>						0 to -2		*	*		*	*	mA
Output Impedance <sup>(10)</sup>						4		*	*		*	*	k $\Omega$
DAC702 (COB Code) <sup>(10)</sup>		±1			*	*		*	*		*	*	mA
Output Impedance <sup>(10)</sup>		2.45			*	*		*	*		*	*	k $\Omega$
Compliance Voltage		±2.5			*	*		*	*		*	*	V

## ELECTRICAL (CONT)

MODEL	DAC702/703J			DAC700/701/702/703K			DAC700/701/702/703B, S			DAC700/701/702/703L, C			UNITS
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>REFERENCE VOLTAGE</b>													
Voltage		+6.3		+6.0	+6.3	+6.6	+6.24	+6.3	+6.36	*	*	*	V
Source Current Available for External Loads		+2.5		+1.5	*	*	*	*	*	*	*	*	mA
Temperature Coefficient		±10			*	±25		*	±15	*	*	*	ppm/°C
Short Circuit to Common Duration		Indefinite			*			*		*	*	*	
<b>POWER SUPPLY REQUIREMENTS</b>													
Voltage: +V <sub>CC</sub>	13.5	15	16.5	*	*	*	*	*	*	*	*	*	V
-V <sub>CC</sub>	13.5	15	16.5	*	*	*	*	*	*	*	*	*	V
V <sub>DD</sub>	+4.5	+5	+16.5	*	*	*	*	*	*	*	*	*	V
Current (no load):													
DAC700/702 (I <sub>OUT</sub> models)													
+V <sub>CC</sub>		+10			*	+25		*	*	*	*	*	mA
-V <sub>CC</sub>		-13			*	-25		*	*	*	*	*	mA
V <sub>DD</sub>		+4			*	+8		*	*	*	*	*	mA
DAC701/703 (V <sub>OUT</sub> models)													
+V <sub>CC</sub>		+16			*	+30		*	*	*	*	*	mA
-V <sub>CC</sub>		-18			*	-30		*	*	*	*	*	mA
V <sub>DD</sub>		+4			*	+8		*	*	*	*	*	mA
Power Dissipation: (V <sub>DD</sub> = +5.0V) <sup>(11)</sup>													
DAC700/702		365			*	790		*	630	*	*	*	mW
DAC701/703		530			*	940		*	780	*	*	*	mW
Power Supply Rejection:													
+V <sub>CC</sub>		±0.0015	±0.006		*	*		*	±0.003	*	*	*	% of FSR/%V <sub>CC</sub>
-V <sub>CC</sub>		±0.0015	±0.006		*	*		*	±0.003	*	*	*	% of FSR/%V <sub>CC</sub>
V <sub>DD</sub>		±0.0001	±0.001		*	*		*	*	*	*	*	% of FSR/%V <sub>DD</sub>
<b>TEMPERATURE RANGE</b>													
Specification:													
B, C grades							-25		+85	*		*	°C
S grades							-55		+125	*		*	°C
J, K, L grades	0		+70	*	*	*				0		+70	°C
Storage: Ceramic				-60	*	+150	*	*	*	*	*	*	°C
Plastic	-60		+100	*	*	*	*	*	*	*	*	*	°C

\*Specification same as model to the left.

NOTES: (1) Digital inputs are TTL, LSTTL, 54/74C, 54/74HC, and 54/74HTC compatible over the operating voltage range of V<sub>DD</sub> = +5V to +15V and over the specified temperature range. The input switching threshold remains at the TTL threshold of 1.4V over the supply range of V<sub>DD</sub> = +5V to +15V. As logic "0" and logic "1" inputs vary over 0V to +0.8V and +2.4V to +10V respectively, the change in the D/A converter output voltage will not exceed ±0.0015% of FSR for the LH and CH grades, ±0.003% of FSR for the BH grade and ±0.006% of FSR for the KG grade. (2) DAC700 and DAC702 (current-output models) are specified and tested with an external output operational amplifier connected using the internal feedback resistor in all parameters except settling time. (3) FSR means full-scale range and is 20V for the ±10V range (DAC703), 10V for the 0 to +10V range (DAC701). FSR is 2mA for the ±1mA range (DAC700) and the 0 to +2mA range (DAC702). (4) ±0.0015% of full-scale range is equivalent to 1LSB in 15-bit resolution. ±0.003% of full-scale range is equivalent to 1LSB in 14-bit resolution. ±0.006% of full-scale range is equivalent to 1LSB in 13-bit resolution. (5) Adjustable to zero with external trim potentiometer. Adjusting the gain potentiometer rotates the transfer function around the zero point. (6) Error at input code FFFF<sub>H</sub> for DAC700 and DAC701, 7FFF<sub>H</sub> for DAC702 and DAC703. (7) With gain and zero errors adjusted to zero at +25°C. (8) Maximum represents the 3σ limit. Not 100% tested for this parameter. (9) At the major carry, 7FFF<sub>H</sub> to 8000<sub>H</sub> and 8000<sub>H</sub> to 7FFF<sub>H</sub>. (10) Tolerance on output impedance and output current is ±30%. (11) Power dissipation is an additional 40mW when V<sub>DD</sub> is operated at +15V.


## ABSOLUTE MAXIMUM RATINGS

+V <sub>CC</sub> to Common	0V, +18V
-V <sub>CC</sub> to Common	0V, -18V
V <sub>DD</sub> to Common	0V, +18V
Digital Data Inputs to Common	-1V, +18V
Reference Out to Common	Indefinite Short to Common
External Voltage Applied to R <sub>F</sub> (DAC700/702)	±18V
External Voltage Applied to D/A Output (DAC701/703)	-5V to +5V
V <sub>OUT</sub> (DAC701/703)	Indefinite Short to Common
Power Dissipation	1000mW
Storage Temperature	-60°C to +150°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## MECHANICAL


### L Packages




CASE: Ceramic  
CAP: Kovar, gold plated  
TERMINALS: Material and composition conform to Method 2003 (solderability) of MIL-STD-883 (except Paragraph 3.2, steam aging).  
WEIGHT: 0.76gm (0.026oz)

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.442	.488	11.23	11.83
B	.442	.488	11.23	11.83
C	.084	.100	1.83	2.54
F	.022	.028	0.66	0.71
G	.050 BASIC	1.27 BASIC		
H	.008 TYP.	0.203 TYP.		


### H Packages



CASE: Ceramic,  
hermetic  
MATING CONN-  
ECTOR: 0245MC  
WEIGHT: 9.2gm  
(0.32oz)





DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.188	1.218	30.10	30.80
B	.000	.020	16.24	16.75
C	-.128	-.171	3.18	4.34
D	-.018	-.021	0.46	0.53
F	.025	.050	0.64	1.27
Q	.100 BASIC		2.54 BASIC	
H	.050	.070	0.76	1.78
J	.008	.012	0.20	0.30
K	1.50	2.40	3.81	6.10
L	.000 BASIC		16.24 BASIC	
M	-- 10°		-- 10°	
N	.025	.080	0.64	1.93



NOTE:  
Leads in true position within .010"  
(.25mm) R at MMC at seating plane.

### P Packages



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.188	1.218	30.10	30.80
B	.000	.020	16.24	16.75
C	.100	.124	2.54	3.15
D	.018	.021	0.46	0.53
F	.025	.050	0.64	1.27
G	.100 BASIC		2.54 BASIC	
H	.050	.070	0.76	1.78
J	.008	.012	0.20	0.30
K	1.50	2.40	3.81	6.10
L	.000 BASIC		16.24 BASIC	
M	0° 18°		0° 18°	
N	.018	.022	0.46	0.56



NOTE:  
Leads in true position within  
.010" (.25mm) R at MMC at  
seating plane.

### PIN ASSIGNMENTS

Pin #	H and P Packages	
	DAC700/702	DAC701/703
1	Bit 1 (MSB)	Bit 1 (MSB)
2	Bit 2	Bit 2
3	Bit 3	Bit 3
4	Bit 4	Bit 4
5	Bit 5	Bit 5
6	Bit 6	Bit 6
7	Bit 7	Bit 7
8	Bit 8	Bit 8
9	Bit 9	Bit 9
10	Bit 10	Bit 12
11	Bit 11	Bit 11
12	Bit 12	Bit 12
13	Bit 13	Bit 13
14	Bit 14	Bit 14
15	Bit 15	Bit 15
16	Bit 16 (LSB)	Bit 16 (LSB)
17	RFEEDBACK	V <sub>OUT</sub>
18	V <sub>DD</sub>	V <sub>DD</sub>
19	-V <sub>CC</sub>	-V <sub>CC</sub>
20	Common	Common
21	I <sub>OUT</sub>	Summing Junction (Zero Adjust)
22	Gain Adjust	Gain Adjust
23	+V <sub>CC</sub>	+V <sub>CC</sub>
24	+6.3V Reference Output	+6.3V Reference Output

Pin #	L Packages	
	DAC700/702	DAC701/703
1	No connection	No connection
2	Bit 1 (MSB)	Bit 1 (MSB)
3	Bit 2	Bit 2
4	Bit 3	Bit 3
5	Bit 4	Bit 4
6	Bit 5	Bit 5
7	Bit 6	Bit 6
8	No connection	No connection
9	Bit 7	Bit 7
10	Bit 8	Bit 8
11	Bit 9	Bit 9
12	Bit 10	Bit 10
13	Bit 11	Bit 11
14	Bit 12	Bit 12
15	No connection	No connection
16	Bit 13	Bit 13
17	Bit 14	Bit 14
18	Bit 15	Bit 15
19	Bit 16 (LSB)	Bit 16 (LSB)
20	RFEEDBACK	V <sub>OUT</sub>
21	V <sub>DD</sub>	V <sub>DD</sub>
22	No connection	No connection
23	-V <sub>CC</sub>	-V <sub>CC</sub>
24	Common	Common
25	I <sub>OUT</sub>	Summing Junction
26	Gain Adjust	Gain Adjust
27	+V <sub>CC</sub>	+V <sub>CC</sub>
28	+6.3V Reference Output	+6.3V Reference Output

### CONNECTION DIAGRAMS



## ORDERING INFORMATION

Model	Package	Output Configuration	Temperature Range	Linearity Error, max at 25°C (% of FSR)	Gain Drift, max, (ppm/°C)
DAC702JP, DAC703JP	Plastic DIP	±1mA, ±10V	0 to +70°C	±0.006	±30
DAC702KP, DAC703KP	Plastic DIP	±1mA, ±10V	0 to +70°C	±0.006	±25
DAC700KH, DAC701KH	Ceramic DIP	0 to -1mA, 0 to +10V	0 to +70°C	±0.003	±25
DAC702KH, DAC703KH	Ceramic DIP	±1mA, ±10V	0 to +70°C	±0.003	±25
DAC700BH, DAC701BH	Ceramic DIP	0 to -1mA, 0 to +10V	-25 to +85°C	±0.003	±15*
DAC702BH, DAC703BH	Ceramic DIP	±1mA, ±10V	-25 to +85°C	±0.003	±15
DAC700BH/QM, DAC701BH/QM	Ceramic DIP	0 to -1mA, 0 to +10V	-25 to +85°C & /QM screening	±0.003	±15
DAC702BH/QM, DAC703BH/QM	Ceramic DIP	±1mA, ±10V	/QM screening	±0.003	±15
DAC700BL, DAC701BL	Ceramic LCC	0 to -1mA, 0 to +10V	-25 to +85°C	±0.003	±15
DAC702BL, DAC703BL	Ceramic LCC	±1mA, ±10V	-25 to +85°C	±0.003	±15
DAC700BL/QM, DAC701BL/QM	Ceramic LCC	0 to -1mA, 0 to +10V	-25 to +85°C & /QM screening	±0.003	±15
DAC702BL/QM, DAC703BL/QM	Ceramic LCC	±1mA, ±10V	/QM screening	±0.003	±15
DAC700LH, DAC701LH	Ceramic DIP	0 to -2mA, 0 to +10V	0°C to +70°C	±0.0015	±10
DAC700CH, DAC701CH	Ceramic DIP	0 to -2mA, 0 to +10V	-25°C to +85°C	±0.0015	±10
DAC700SH, DAC701SH	Ceramic DIP	0 to -1mA, 0 to +10V	-55 to +125°C	±0.003	±15
DAC702LH, DAC703LH	Ceramic DIP	±1mA, ±10V	0°C to +70°C	±0.0015	±10
DAC702CH, DAC703CH	Ceramic DIP	±1mA, ±10V	-25°C to +85°C	±0.0015	±10
DAC702SH, DAC703SH	Ceramic DIP	±1mA, ±10V	-55 to +125°C	±0.003	±15
DAC700SH/QM, DAC701SH/QM	Ceramic DIP	0 to -1mA, 0 to +10V	-55 to +125°C & /QM screening	±0.003	±15
DAC702SH/QM, DAC703SH/QM	Ceramic DIP	±1mA, ±10V	/QM screening	±0.003	±15
DAC700SL, DAC701SL	Ceramic LCC	0 to -1mA, 0 to +10V	-55 to +125°C	±0.003	±15
DAC702SL, DAC703SL	Ceramic LCC	±1mA, ±10V	-55 to +125°C	±0.006	±15
DAC700SL/QM, DAC701SL/QM	Ceramic LCC	0 to -1mA, 0 to +10V	-55 to +125°C & /QM screening	±0.003	±15
DAC702SL/QM, DAC703SL/QM	Ceramic LCC	±1mA, ±10V	/QM screening	±0.003	±15

## DISCUSSION OF KEY CHARACTERISTICS

### DIGITAL INPUT CODES

The DAC700/701/702/703 accept complementary digital input codes in either binary format (CSB, Unipolar or COB, Bipolar). The COB models DAC702/703 may be connected by the user for either complementary offset binary (COB) or complementary two's complement (CTC) codes (see Table I).

TABLE I. Digital Input Codes.

Digital Input Codes	Analog Output		
	DAC700/701 Complementary Straight Binary (CSB)	DAC702/703 Complementary Offset Binary (COB)	DAC702/703 Complementary Two's Complement (CTC)*
0000 <sub>n</sub>	+ Full Scale	+ Full Scale	-1LSB
7FFF <sub>n</sub>	+1/2 Full Scale	Bipolar Zero	- Full Scale
8000 <sub>n</sub>	+1/2 Full Scale	-1LSB	+ Full Scale
FFFF <sub>n</sub>	-1LSB	- Full Scale	Bipolar Zero
	Zero		

\*Invert the MSB of the COB code with an external inverter to obtain CTC code.

### SETTLING TIME

Settling time of the D/A is the total time required for the analog output to settle within an error band around its final value after a change in digital input. Refer to Figure 1 for typical values for this family of products.

### Voltage Output

Settling times are specified to ±0.003% of FSR (±1/2 LSB for 14 bits) for two input conditions: a full-scale range change of 20V (DAC703) or 10V (DAC701) and a




FIGURE 1. Final-Value Error Band Versus Full-Scale Range Settling Time.

1LSB change at the "major carry," the point at which the worst-case settling time occurs. (This is the worst-case point since all of the input bits change when going from one code to the next).

### Current Output

Settling times are specified to ±0.003% of FSR for a full-scale range change for two output load conditions: one for 10Ω to 100Ω and one for 1000Ω. It is specified this way because the output RC time constant becomes the dominant factor in determining settling time for large resistive loads.

## POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a change in a power supply voltage on the D/A converter output. It is defined as a percent of FSR change in the output per percent of change in either the positive supply (+V<sub>CC</sub>), negative supply (-V<sub>CC</sub>) or logic supply (V<sub>DD</sub>) about the nominal power supply voltages (see Figure 2). It is specified for DC or low frequency changes. The typical performance curve in Figure 2 shows the effect of high frequency changes in power supply voltages.




FIGURE 2. Power Supply Rejection Versus Power Supply Ripple Frequency.

## ENVIRONMENTAL SCREENING

### /QM Screening

#### Screening Flow For /QM Models

Screen	MIL-STD-883 Method	Condition	Comments
Internal Visual	2010	B	
High Temperature Storage (Stabilization Bake)	1008	C	+150°C, 24hrs
Temperature Cycling	1010	C	-65 to +150°C, 10 cycles
Burn-in	1015	B	+125°C, 160hrs
Constant Acceleration	2001	E	30,000 Gs
Hermeticity			
Fine Leak	1014	A1 or A2	$5 \times 10^{-8}$ atm cc/sec
Gross Leak	1014	C	60psig, 2hrs
External Visual	2009		

Burr-Brown /QM models are environmentally-screened versions of our standard industrial products, designed to provide enhanced reliability. The screening, tabulated below, is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient method of communicating the screening levels and basic

procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified below. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD-883.

## OPERATING INSTRUCTIONS

### POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. 1 $\mu$ F tantalum capacitors should be located close to the D/A converter.

### EXTERNAL ZERO AND GAIN ADJUSTMENT

Zero and gain may be trimmed by installing external zero and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be 100ppm/°C or less. The 3.9M $\Omega$  and 270k $\Omega$  resistors ( $\pm 20\%$  carbon or better) should be located close to the D/A converter to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 3, may be substituted in place of the 3.9M $\Omega$  part. A 0.001 $\mu$ F to 0.01 $\mu$ F ceramic capacitor should be connected from Gain Adjust to Common to prevent noise pickup. Refer to Figures 4 and 5 for the relationship of zero and gain adjustments to unipolar and bipolar D/A converters.




FIGURE 3. Equivalent Resistances.




FIGURE 4. Relationship of Zero and Gain Adjustments for Unipolar D/A Converters, DAC700 and DAC701.

### Zero Adjustment

For unipolar (CSB) configurations, apply the digital input code that produces zero voltage or zero current output and adjust the zero potentiometer for zero output.




FIGURE 5. Relationship of Zero and Gain Adjustments for Bipolar D/A converters, DAC702 and DAC703.

For bipolar (COB, CTC) configurations, apply the digital input code that produces zero output voltage or current. See Table II for corresponding codes and the Connection Diagram for zero adjustment circuit connections. Zero calibration should be made before gain calibration.

### Gain Adjustment

Apply the digital input that gives the maximum positive output voltage. Adjust the gain potentiometer for this positive full scale voltage. See Table II for positive full scale voltages and the Connection Diagram for gain adjustment circuit connections.

## INSTALLATION CONSIDERATIONS

This D/A converter family is laser-trimmed to 14-bit linearity. The design of the device makes the 16-bit resolution available. If 16-bit resolution is not required, bit 15 and bit 16 should be connected to  $V_{DD}$  through a single  $1k\Omega$  resistor.

Due to the extremely-high resolution and linearity of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter with a  $+10V$  full-scale range, 1LSB is  $153\mu V$ . With a load current of  $5mA$ , series wiring and connector resistance of only  $30m\Omega$  will cause the output to be in error by 1LSB. To understand what this means in terms of a system layout, the resistance of #23 wire is about  $0.021\Omega/ft$ . Neglecting contact resistance, less than 18 inches of wire will produce a 1LSB error in the analog output voltage!

In Figures 6, 7, and 8, lead and contact resistances are represented by  $R_1$  through  $R_5$ . As long as the load resistance  $R_L$  is constant,  $R_2$  simply introduces a gain error and can be removed during initial calibration.  $R_3$  is part of  $R_L$ , if the output voltage is sensed at Common, and




FIGURE 6. Output Circuit for Voltage Models.

TABLE II. Digital Input and Analog Output Relationships.

VOLTAGE OUTPUT MODELS						
Digital Input Code	Analog Output					
	DAC701 Unipolar			DAC703 Bipolar		
	16-bit	15-bit	14-bit	16-bit	15-bit	14-bit
One LSB ( $\mu V$ )	153	305	610	305	610	1224
0000 <sub>H</sub> (V)	+9.99985	+9.99989	+9.99939	+9.99960	+9.99939	+9.99878
FFFF <sub>H</sub> (V)	0	0	0	-10.0000	-10.0000	-10.0000
CURRENT OUTPUT MODELS						
Digital Input Code	Analog Output					
	DAC700 Unipolar			DAC702 Bipolar		
	16-bit	15-bit	14-bit	16-bit	15-bit	14-bit
One LSB ( $\mu A$ )	0.031	0.061	0.122	0.031	0.061	0.122
0000 <sub>H</sub> (mA)	-1.99997	-1.99994	-1.99988	-0.99997	-0.99994	-0.99988
FFFF <sub>H</sub> (mA)	0	0	0	+1.00000	+1.00000	+1.00000

therefore introduces no error. If  $R_L$  is variable, then  $R_2$  should be less than  $R_{Lmin}/2^{16}$  to reduce voltage drops due to wiring to less than 1LSB. For example, if  $R_{Lmin}$  is 5k $\Omega$ , then  $R_2$  should be less than 0.08 $\Omega$ .  $R_L$  should be located as close as possible to the D/A converter for optimum performance. The effect of  $R_4$  is negligible.

In many applications it is impractical to sense the output voltage at the output pin. Sensing the output voltage at the system ground point is permissible with the DAC700 family because the D/A converter is designed to have a constant return current of approximately 2mA flowing from Common. The variation in this current is under 20 $\mu$ A (with changing input codes), therefore  $R_4$  can be as large as 3 $\Omega$  without adversely affecting the linearity of the D/A converter. The voltage drop across  $R_4$  ( $R_4 \times 2$ mA) appears as a zero error and can be removed with the zero calibration adjustment. This alternate sensing point (the system ground point) is shown in Figures 6, 7, and 8.




FIGURE 7. Preferred External Op Amp Configuration.

Figures 7 and 8 show two methods of connecting the current output models (DAC700 or DAC702) with external precision output op amps. By sensing the out-

put voltage at the load resistor (i.e., by connecting  $R_f$  to the output of A<sub>1</sub> at  $R_L$ ), the effect of  $R_1$  and  $R_2$  is greatly reduced.  $R_1$  will cause a gain error but is independent of the value of  $R_L$  and can be eliminated by initial calibration adjustments. The effect of  $R_2$  is negligible because it is inside the feedback loop of the output op amp and is therefore greatly reduced by the loop gain.




FIGURE 8. Differential Sensing Output Op Amp Configuration.

If the output cannot be sensed at Common or the system ground point as mentioned above, the differential output circuit shown in Figure 8 is recommended. In this circuit the output voltage is sensed at the load common and not at the D/A converter common as in the previous circuits. The value of  $R_6$  and  $R_7$  must be adjusted for maximum common-mode rejection at  $R_L$ . Note that if  $R_3$  is negligible, the circuit of Figure 8 can be reduced to the one shown in Figure 7. Again the effect of  $R_4$  is negligible.

The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key concept in elimination of RF radiation or pickup is loop area; therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a single lead and its return conductor are wired close together, they present a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.



# DAC705/706/707 DAC708/709

## Microprocessor-Compatible 16-BIT DIGITAL-TO-ANALOG CONVERTERS

### FEATURES

- TWO-CHIP CONSTRUCTION
- HIGH-SPEED 16-BIT PARALLEL, 8-BIT (BYTE) PARALLEL, AND SERIAL INPUT MODES
- DOUBLE-BUFFERED INPUT REGISTER CONFIGURATION
- $V_{OUT}$  AND  $I_{OUT}$  MODELS


### DESCRIPTION

The DAC708 and DAC709 are 16-bit converters designed to interface to an 8-bit microprocessor bus. 16-bit data is loaded in two successive 8-bit bytes into parallel 8-bit latches before being transferred into the D/A latch. The DAC708 and DAC709 are current and voltage output models respectively and are in 24-pin hermetic DIPs or 24-pin plastic DIPs. Input coding is Binary Two's Complement (bipolar) or Unipolar Straight Binary (unipolar, when an external logic inverter is used to invert the MSB). In addition, the DAC708/709 can be loaded serially (MSB first). They are packaged in a 24-pin hermetic DIP or 24-pin plastic DIP.


- HIGH ACCURACY:  
Linearity Error  $\pm 0.003\%$  of FSR max  
Differential Linearity Error  $\pm 0.006\%$  of FSR max
- MONOTONIC (TO 14 BITS) OVER SPECIFIED TEMPERATURE RANGE
- HERMETICALLY SEALED
- LOW COST PLASTIC VERSIONS AVAILABLE

to interface to a 16-bit bus. Data is written into a 16-bit latch and subsequently the D/A latch. The DAC705 and DAC707 are voltage output models. DAC706 is a current output model. Outputs are bipolar only (current or voltage) and input coding is Binary Two's Complement (BTC).

All models have Write and Clear control lines as well as input latch enable lines. In addition, DAC708 and DAC709 have Chip Select control lines. In the bipolar mode, the Clear input sets the D/A latch to give zero voltage or current output. They are all 14-bit accurate and are complete with reference, and, for the DAC705, DAC707, and DAC709, a voltage output amplifier.



DAC708/709 Block Diagram



DAC705/706/707 Block Diagram



# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{V}$ ,  $V_{DD} = +5\text{V}$ , and after a 10 minute warm-up unless otherwise noted.

MODEL	DAC705/706/707/708/709KH, DAC707/709KP			DAC705/706/707/708/709BH, SH			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT</b>							
<b>DIGITAL INPUT</b>							
Resolution			16			*	Bits
Bipolar Input Code (All models)		Binary Two's Complement				*	
Unipolar Input Code <sup>(1)</sup> (DAC708/709 only)		Unipolar Straight Binary				*	
Logic Levels <sup>(2)</sup> : $V_{IH}$	+2.0		+5.5	*		*	V
$V_{IL}$	-1.0		+0.8	*		*	V
$I_{IH}$ ( $V_I = +2.7\text{V}$ )			1			*	$\mu\text{A}$
$I_{IL}$ ( $V_I = +0.4\text{V}$ )			1			*	$\mu\text{A}$
<b>TRANSFER CHARACTERISTICS</b>							
<b>ACCURACY<sup>(3)</sup></b>							
Linearity Error		$\pm 0.0015$	$\pm 0.003$		*	*	% of FSR <sup>(4)</sup>
Differential Linearity Error <sup>(5)</sup>		$\pm 0.003$	$\pm 0.006$		*	*	% of FSR
at Bipolar Zero <sup>(5,6)</sup>		$\pm 0.003$	$\pm 0.006$		$\pm 0.0015$	$\pm 0.003$	% of FSR
Gain Error <sup>(7)</sup>		$\pm 0.07$	$\pm 0.15$		$\pm 0.05$	$\pm 0.10$	%
Zero Error <sup>(7)</sup>		$\pm 0.05$	$\pm 0.1$		*	*	% of FSR
Monotonicity Over Spec Temp Range	14			*			Bits
Power Supply Sensitivity: $+V_{CC}$		$\pm 0.0015$	$\pm 0.006$		*	$\pm 0.003$	% of FSR/ $\%V_{CC}$
$-V_{CC}$		$\pm 0.0015$	$\pm 0.006$		*	$\pm 0.003$	% of FSR/ $\%V_{CC}$
$V_{DD}$		$\pm 0.0001$	$\pm 0.001$		*	*	% of FSR/ $\%V_{DD}$
<b>DRIFT</b> (over specification temperature range <sup>(3)</sup> )							
Gain Drift		$\pm 10$	$\pm 25$		$\pm 7$	$\pm 15$	ppm/ $^\circ\text{C}$
Zero Drift: Unipolar (DAC708/709 only)		$\pm 2.5$	$\pm 5$		$\pm 1.5$	$\pm 3$	ppm of FSR/ $^\circ\text{C}$
Bipolar (all models)		$\pm 5$	$\pm 12$		$\pm 4$	$\pm 10$	ppm of FSR/ $^\circ\text{C}$
Differential Linearity Over Temp <sup>(5)</sup>			+0.009, -0.006			*	% of FSR
Linearity Error Over Temp <sup>(5)</sup>			$\pm 0.006$			*	% of FSR
<b>SETTLING TIME</b> (to $\pm 0.003\%$ of FSR) <sup>(8)</sup>							
Voltage Output Models							
Full Scale Step (2k $\Omega$ load)		4	8		*	*	$\mu\text{s}$
1LSB Step at Worst Case Code <sup>(9)</sup>		2.5	4		*	*	$\mu\text{s}$
Slew Rate		10			*	*	V/ $\mu\text{s}$
Current Output Models							
Full Scale Step (2mA)					*	*	ns
10 to 100 $\Omega$ load		350			*	*	$\mu\text{s}$
1k $\Omega$ load		1			*	*	
<b>OUTPUT</b>							
<b>VOLTAGE OUTPUT MODELS</b>							
Output Voltage Range							
DAC709 Unipolar (USB Code)			0 to +10		*	*	V
Bipolar (BTC Code)			$\pm 5, \pm 10$		*	*	V
DAC707 Bipolar (BTC Code)			$\pm 10$		*	*	V
DAC705 Bipolar (BTC Code)			$\pm 5$		*	*	V
Output Current	$\pm 5$				*	*	mA
Output Impedance		0.15			*	*	$\Omega$
Short Circuit to Common Duration		Indefinite			*	*	
<b>CURRENT OUTPUT MODELS</b>							
Output Current Range ( $\pm 30\%$ typ)							
DAC708 Unipolar (USB Code)			0 to -2		*	*	mA
Bipolar (BTC Code)			$\pm 1$		*	*	mA
DAC706 Bipolar (BTC Code)			$\pm 1$		*	*	mA
Unipolar Output Impedance ( $\pm 30\%$ typ)			4.0		*	*	k $\Omega$
Bipolar Output Impedance ( $\pm 30\%$ typ)			2.45		*	*	k $\Omega$
Compliance Voltage			$\pm 2.5$		*	*	V
<b>POWER SUPPLY REQUIREMENTS</b>							
Voltage, DAC705/706/707: $+V_{CC}$	+13.5	+15	+16.5	*	*	*	V
$-V_{CC}$	-13.5	-15	-16.5	*	*	*	V
$V_{DD}$	+4.5	+5	+5.5	*	*	*	V
Voltage, DAC708/709: $+V_{CC}$	+13.5	+15	+16.5	*	*	*	V
$-V_{CC}$	-13.5	-15	-16.5	*	*	*	V
$V_{DD}$	+4.5	+5	+5.5	*	*	*	V
Current (No load, +15V supplies)							
Current Output Models: $+V_{CC}$		+10	+25		*	*	mA
$-V_{CC}$		-13	-25		*	*	mA
$V_{DD}$		+5	+10		*	*	mA
Voltage Output Models: $+V_{CC}$		+16	+30		*	*	mA
$-V_{CC}$		-18	-30		*	*	mA
$V_{DD}$		+5	+10		*	*	mA



# ELECTRICAL (CONT)

MODEL	DAC705/706/707/708/709KH, DAC707/709KP			DAC705/706/707/708/709BH, SH			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>POWER SUPPLY REQUIREMENTS (CONT)</b>							
Power Dissipation (+15V supplies)							
Current Output Models		370	800				mW
Voltage Output Models		535	950				mW
<b>TEMPERATURE RANGE</b>							
Specification: BH grades				-25		+85	°C
KP, KH grades	0		+70				°C
SH grades				-55		+125	°C
Storage, ceramic	65		+150				°C
plastic	60		+100				°C

\*Specification same as for DAC706/707/708/709KH

NOTES: (1) MSB must be inverted externally prior to DAC708/709 input. (2) Digital inputs are TTL, LSTTL, 54/74C, 54/74HC and 54/74HTC compatible over the specified temperature range. (3) DAC706 and DAC708 (current-output models) are specified and tested with an external output operational amplifier connected using the internal feedback resistor in all tests. (4) FSR means Full Scale Range. For example, for +10V output, FSR = 20V. (5) ±0.0015% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.003% of Full Scale Range is equal to 1 LSB in 15-bit resolution. ±0.006% of Full Scale Range is equal to 1 LSB in 14-bit resolution. (6) Error at input code 0000<sub>H</sub>. (For unipolar connection on DAC708/709 the MSB must be inverted externally prior to D/A input.) (7) Adjustable to zero with external trim potentiometer. Adjusting the gain potentiometer rotates the transfer function around the bipolar zero point. (8) Maximum represents the 3 $\sigma$  limit. Not 100% tested for this parameter. (9) The bipolar worst-case code change is FFFF<sub>H</sub> to 0000<sub>H</sub> and 0000<sub>H</sub> to FFFF<sub>H</sub>. For unipolar (DAC708/709 only) it is 7FFF<sub>H</sub> to 8000<sub>H</sub> and 8000<sub>H</sub> to 7FFF<sub>H</sub>.

## CONNECTION DIAGRAMS




## DESCRIPTION OF PIN FUNCTIONS



DAC705/706/707		Pin #	DAC708/709	
Designator	Description		Designator	Description
V <sub>OUT</sub> (DAC707 and DAC705) R <sub>F</sub> (DAC706)	Voltage output for DAC707 (+10V) and DAC705 (+5V) or an internal feedback resistor for use with an external output op amp for the DAC706	1	$\overline{A_2}$	Latch enable for D/A latch (Active low)
V <sub>DD</sub>	Logic supply (+5V)	2	$\overline{A_0}$	Latch enable for "low byte" input (Active low). When both $\overline{A_0}$ and $\overline{A_1}$ are logic "0", the serial input mode is selected and the serial input is enabled.
DCOM	Digital Common	3	$\overline{A_1}$	Latch enable for "high byte" input (Active low). When both $\overline{A_0}$ and $\overline{A_1}$ are logic "0", the serial input mode is selected and the serial input is enabled.
ACOM	Analog Common	4	D7 (D15)	Input for data bit 7 if enabling low byte (LB) latch or data bit 15 if enabling the high byte (HB) latch.
SJ (DAC705 and DAC707) I <sub>OUT</sub> (DAC706)	Summing Junction of the internal output op amp for the DAC705 and DAC707, or the current output for the DAC706. Offset adjust circuit is connected to the summing junction of the output amplifier. Refer to Block Diagram.	5	D6 (D14)	Input for data bit 6 if enabling LB latch or data bit 14 if enabling the HB latch.
GA	Gain Adjust pin. Refer to Connection Diagram for gain adjust circuit.	6	D5 (D13)	Data bit 5 (LB) or data bit 13 (HB)
+V <sub>CC</sub>	Positive supply voltage (+15V)	7	D4 (D12)	Data bit 4 (LB) or data bit 12 (HB)
-V <sub>CC</sub>	Negative supply voltage (-15V)	8	D3 (D11)	Data bit 3 (LB) or data bit 11 (HB)
$\overline{CLR}$	Clear line. Sets the input latch to zero and sets the D/A latch to the input code that gives bipolar zero on the D/A output (Active low)	9	D2 (D10)	Data bit 2 (LB) or data bit 10 (HB)
$\overline{WR}$	Write control line (Active low)	10	D1 (D9)	Data bit 1 (LB) or data bit 9 (HB)
$\overline{A_1}$	Enable for D/A converter latch (Active low)	11	D0 (D8)/S1	Data bit 0 (LB) or data bit 8 (HB). Serial input when serial mode is selected.
$\overline{A_0}$	Enable for input latch (Active low)	12	DCOM	Digital Common
D15 (MSB)	Data bit 15 (Most Significant Bit)	13	R <sub>F2</sub>	Feedback resistor for internal or external operational amplifier. Connect to pin 14 when a 10V output range is desired. Leave open for a 20V output range.
D14	Data bit 14	14	V <sub>OUT</sub> R <sub>F1</sub> (DAC708)	Voltage output for DAC709 or feedback resistor for use with an external output op amp for the DAC708. Refer to Connection Diagram for connection of external op amp to DAC708.
D13	Data bit 13	15	ACOM	Analog common
D12	Data bit 12	16	SJ (DAC709) I <sub>OUT</sub> (DAC708)	Summing junction of the internal output op amp for the DAC709, or the current output for the DAC708. Refer to Connection Diagram for connection of external op amp to DAC708.
D11	Data bit 11	17	BPO	Bipolar offset. Connect to pin 16 when operating in the bipolar mode. Leave open for unipolar mode.
D10	Data bit 10	18	GA	Gain Adjust pin
D9	Data bit 9	19	+V <sub>CC</sub>	Positive supply voltage (+15V)
D8	Data bit 8	20	-V <sub>CC</sub>	Negative supply voltage (-15V)
D7	Data bit 7	21	$\overline{CLR}$	Clear line. Sets the high and low byte input registers to zero and, for bipolar operation, sets the D/A register to the input code that gives bipolar zero on the D/A output. (In the unipolar mode, invert the MSB prior to the D/A.)
D6	Data bit 6	22	$\overline{WR}$	Write control line
D5	Data bit 5	23	$\overline{CS}$	Chip select control line
D4	Data bit 4	24	V <sub>DD</sub>	Logic supply (+5V)
D3	Data bit 3	25	No pin	
D2	Data bit 2	26	No pin	
D1	Data bit 1	27	No pin	
D0 (LSB)	Data bit 0 (Least Significant Bit)	28	No pin	(The DAC708 and DAC709 are in 24-pin packages)

## MECHANICAL


### DAC708/709





DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.190	2.100	30.28	53.34
B	0.550	0.600	14.27	15.24
C	0.140	0.150	3.68	4.70
D	0.010	0.020	0.41	0.63
E	0.030	0.050	0.78	1.27
F	100 BASIC 2.54 BASIC			
G	0.030	0.065	0.85	1.65
H	0.009	0.012	0.23	0.30
I	0.060	0.100	1.52	2.54
J	0.008	0.014	0.20	0.35
K	0.130	0.164	3.30	4.16
L	600 BASIC 15.24 BASIC			
M	0.010	0.015	0.25	0.38
N	0.020	0.024	0.51	0.61




### DAC705/706/707





DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.386	1.466	35.20	37.21
B	610 BASIC 15.49 BASIC			
C	0.180	0.206	4.60	5.21
D	0.016	0.019	0.41	0.48
E	0.045	0.065	1.14	1.65
F	100 BASIC 2.54 BASIC			
G	0.030	0.065	0.80	2.41
H	0.009	0.012	0.23	0.30
I	0.050	0.100	1.27	2.54
J	0.008	0.014	0.20	0.35
K	0.130	0.165	3.30	4.16
L	600 BASIC 15.24 BASIC			
M	0.010	0.015	0.25	0.38
N	0.020	0.024	0.51	0.61




### DAC707KP





DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.440	1.500	36.58	38.10
B	0.475	0.520	12.07	13.20
C	0.170	0.225	4.32	5.72
D	0.016	0.024	0.40	0.60
F	0.047	0.065	1.20	1.65
G	100 BASIC 2.54 BASIC			
H	0.050	0.100	1.27	2.54
I	0.008	0.014	0.20	0.35
K	0.130	0.164	3.30	4.16
L	600 BASIC 15.24 BASIC			
M	0.010	0.015	0.25	0.38
N	0.020	0.024	0.51	0.61



### DAC709KP



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.290	1.300	31.75	33.02
B	0.475	0.520	12.07	13.20
C	0.170	0.225	4.32	5.72
D	0.016	0.024	0.40	0.60
F	0.047	0.065	1.20	1.65
G	100 BASIC 2.54 BASIC			
H	0.050	0.100	1.27	2.54
I	0.008	0.014	0.20	0.35
K	0.130	0.164	3.30	4.16
L	600 BASIC 15.24 BASIC			
M	0.010	0.015	0.25	0.38
N	0.020	0.024	0.51	0.61



## ABSOLUTE MAXIMUM RATINGS

V <sub>DD</sub> to COMMON	0V, +15V
+V <sub>CC</sub> to COMMON	0V, +18V
-V <sub>CC</sub> to COMMON	0V, -18V
Digital Data Inputs to COMMON	-0.5V, V <sub>DD</sub> +0.5
DC Current any Input	±10mA
Reference Out to COMMON	Indefinite Short to COMMON
External Voltage Applied to R <sub>p</sub> (pin 1, DAC708; pin 13 or 14, DAC708)	±18V

External Voltage Applied to D/A Output (pin 1, DAC707; pin 14, DAC709)	±5V
V <sub>OUT</sub> (DAC707, DAC709)	Indefinite Short to COMMON
Power Dissipation	1000mW
Storage Temperature	-60°C to +150°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## ORDERING INFORMATION

Model	Temperature Range	Input Configuration	Output Configuration
DAC705KH	0 to +70°C	16-bit port	±5V output
DAC705BH	-25 to +85°C	16-bit port	±5V output
DAC705BH/QM	-25 to +85°C	16-bit port	±5V output
DAC705SH	-55 to +125°C	16-bit port	±5V output
DAC705SH/QM	-55 to +125°C	16-bit port	±5V output
DAC706KH	0 to +70°C	16-bit port	±1mA output
DAC706BH	-25 to +85°C	16-bit port	±1mA output
DAC706BH/QM	-25 to +85°C	16-bit port	±1mA output
DAC706SH	-55 to +125°C	16-bit port	±1mA output
DAC706SH/QM	-55 to +125°C	16-bit port	±1mA output
DAC707KH	0 to +70°C	16-bit port	±10V output
DAC707KP	0 to +70°C	16-bit port	±10V output
DAC707BH	-25 to +85°C	16-bit port	±10V output
DAC707BH/QM	-25 to +85°C	16-bit port	±10V output
DAC707SH	-55 to +125°C	16-bit port	±10V output
DAC707SH/QM	-55 to +125°C	16-bit port	±10V output
DAC708KH	0 to +70°C	8-bit port	±1mA output
DAC708BH	-25 to +85°C	8-bit port	±1mA output
DAC708BH/QM	-25 to +85°C	8-bit port	±1mA output
DAC708SH	-55 to +125°C	8-bit port	±1mA output
DAC708SH/QM	-55 to +125°C	8-bit port	±1mA output
DAC709KH	0 to +70°C	8-bit port	±10V output
DAC709KP	0 to +70°C	8-bit port	±10V output
DAC709BH	-25 to +85°C	8-bit port	±10V output
DAC709BH/QM	-25 to +85°C	8-bit port	±10V output
DAC709SH	-55 to +125°C	8-bit port	±10V output
DAC709SH/QM	-55 to +125°C	8-bit port	±10V output

# DISCUSSION OF SPECIFICATIONS

## DIGITAL INPUT CODES

For bipolar operation, the DAC705/706/707/708/709 accept positive-true binary two's complement input code. For unipolar operation (DAC708/709 only) the input code is positive-true straight-binary provided that the MSB input is inverted with an external inverter. See Table I.

TABLE I. Digital Input Codes.

Digital Input Codes	Analog Output	
	Unipolar Straight Binary <sup>(1)</sup> (DAC708/709 only; connected for Unipolar operation)	Binary Two's Complement (Bipolar operation; all models)
7FFF <sub>H</sub>	+1/2 Full Scale -1 LSB <sup>(2)</sup>	+Full Scale
0000 <sub>H</sub>	Zero	Zero
FFFF <sub>H</sub>	+Full Scale	-1LSB
8000 <sub>H</sub>	+1/2 Full Scale	-Full Scale

(1) MSB must be inverted externally. (2) Assumes MSB is inverted externally.

## ACCURACY

### Linearity

This specification describes one of the most important measures of performance of a D/A converter. Linearity error is the deviation of the analog output from a straight line drawn through the end points (-Full Scale point and +Full Scale point).

### Differential Linearity Error

Differential Linearity Error (DLE) of a D/A converter is the deviation from an ideal 1LSB change in the output when the input changes from one adjacent code to the next. A differential linearity error specification of  $\pm 1/2$ LSB means that the output step size can be between  $1/2$ LSB and  $3/2$ LSB when the input changes between adjacent codes. A negative DLE specification of -1LSB maximum (-0.0006% for 14-bit resolution) insures monotonicity.

### Monotonicity

Monotonicity assures that the analog output will increase or remain the same for increasing input digital codes. The DAC705/706/707/708/709 are specified to be monotonic to 14 bits over the entire specification temperature range.

## DRIFT

### Gain Drift

Gain drift is a measure of the change in the full-scale range output over temperature expressed in parts per million per degree centigrade (ppm/°C). Gain drift is established by: (1) testing the end point differences at  $t_{min}$ , +25°C and  $t_{max}$ ; (2) calculating the gain error with respect to the +25°C value; and (3) dividing by the temperature change.

### Zero Drift

Zero drift is a measure of the change in the output with 0000<sub>H</sub> applied to the D/A converter inputs over the specified temperature range. (For the DAC708/709 in unipo-

lar mode, the MSB must be inverted.) This code corresponds to zero volts (DAC705/707 and DAC709) or zero milliamps (DAC706 and DAC708) at the analog output. The maximum change in offset at  $t_{min}$  or  $t_{max}$  is referenced to the zero error at +25°C and is divided by the temperature change. This drift is expressed in FSR/°C.

## SETTLING TIME

Settling time of the D/A is the total time required for the analog output to settle within an error band around its final value after a change in digital input. Refer to Figure 1 for typical values for this family of products.




FIGURE 1. Final-Value Error Band Versus Full-Scale Range Settling Time.

## Voltage Output

Settling times are specified to  $\pm 0.003\%$  of FSR ( $\pm 1/2$ LSB for 14 bits) for two input conditions: a full-scale range change of 20V ( $\pm 10$ V) or 10V ( $\pm 5$ V or 0 to 10V) and a 1LSB change at the "major carry", the point at which the worst-case settling time occurs. (This is the worst-case point since all of the input bits change when going from one code to the next.)

## Current Output

Settling times are specified to  $\pm 0.003\%$  of FSR for a full-scale range change for two output load conditions: one for 10Ω to 100Ω and one for 1000Ω. It is specified this way because the output RC time constant becomes the dominant factor in determining settling time for large resistive loads.

## COMPLIANCE VOLTAGE

Compliance voltage applies only to current output models. It is the maximum voltage swing allowed on the output current pin while still being able to maintain specified accuracy.

## POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a change in a power supply voltage on the D/A converter output. It is defined as a percent of FSR change in the output per percent of change in either the positive supply ( $+V_{CC}$ ), negative supply ( $-V_{CC}$ ) or logic supply ( $V_{DD}$ ) about the nominal power supply voltages (see Figure 2). It is specified for DC or low frequency changes. The typical performance curve in Figure 2 shows the effect of high frequency changes in power supply voltages.




FIGURE 2. Power Supply Rejection Versus Power Supply Ripple Frequency.

## OPERATING INSTRUCTIONS

### POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram.  $1\mu\text{F}$  tantalum capacitors should be located close to the D/A converter.

### EXTERNAL ZERO AND GAIN ADJUSTMENT

Zero and gain may be trimmed by installing external zero and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be  $100\text{ppm}/^\circ\text{C}$  or less. The  $3.9\text{M}\Omega$  and  $270\text{k}\Omega$  resistors ( $\pm 20\%$  carbon or better) should be located close to the D/A converter to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 3, may be substituted in place of the  $3.9\text{M}\Omega$  resistor. A  $0.001\mu\text{F}$  to  $0.01\mu\text{F}$  ceramic capacitor should be connected from GAIN ADJUST to ANALOG COMMON to prevent noise pickup. Refer to Figures 4 and 5 for the relationship of zero and gain adjustments to unipolar D/A converters.




FIGURE 3. Equivalent Resistances.

### Zero Adjustment

For unipolar (USB) configurations, apply the digital input code that produces zero voltage or zero current output and adjust the zero potentiometer for zero output.

For bipolar (BTC) configurations, apply the digital input code that produces zero output voltage or current. See Table II for corresponding codes and connection diagrams for zero adjustment circuit connections. Zero calibration should be made before gain calibration.




FIGURE 4. Relationship of Zero and Gain Adjustments for Unipolar D/A Converters, DAC708 and DAC709.




FIGURE 5. Relationship of Zero and Gain Adjustments for Bipolar D/A Converters, DAC705/706/707 and DAC708/709.

TABLE II. Digital Input And Analog Output Voltage/Current Relationships.

VOLTAGE OUTPUT MODELS												
Digital Input Code	Analog Output			Units	Digital Input Code	Analog Output						Units
	*Unipolar, 0 to +10V					Bipolar, ±10V			Bipolar, ±5V			
	16-Bit	15-Bit	14-Bit			16-Bit	15-Bit	14-Bit	16-Bit	15-Bit	14-Bit	
One LSB	153	305	610	μV	One LSB	305	610	1224	153	305	610	μV
FFF <sub>H</sub>	+9.99985	+9.99969	+9.99939	V	7FFF <sub>H</sub>	+9.99960	+9.99939	+9.99878	+4.99980	+4.99970	+4.99939	V
0000 <sub>H</sub>	0	0	0	V	8000 <sub>H</sub>	-10.0000	-10.0000	-10.0000	-5.0000	-5.0000	-5.0000	V

CURRENT OUTPUT MODELS									
Digital Input Code	Analog Output			Units	Digital Input Code	Analog Output			Units
	*Unipolar, 0 to -2mA					Bipolar, ±1mA			
	16-Bit	15-Bit	14-Bit			16-Bit	15-Bit	14-Bit	
One LSB	0.031	0.061	0.122	μA	One LSB	0.031	0.061	0.122	μA
FFF <sub>H</sub>	-1.99997	-1.99994	-1.99988	mA	7FFF <sub>H</sub>	-0.99997	-0.99994	-0.99988	mA
0000 <sub>H</sub>	0	0	0	mA	8000 <sub>H</sub>	+1.00000	+1.00000	+1.00000	mA

\*MSB assumed to be inverted externally.

### Gain Adjustment

Apply the digital input that gives the maximum positive output voltage. Adjust the gain potentiometer for this positive full-scale voltage. See Table II for positive full-scale voltages and the Connection Diagrams for gain adjustment circuit connections.

### INTERFACE LOGIC AND TIMING

#### DAC708/709

The signals CHIP SELECT ( $\overline{CS}$ ), WRITE ( $\overline{WR}$ ), register enables ( $\overline{A_0}$ ,  $\overline{A_1}$ , and  $\overline{A_2}$ ) and CLEAR ( $\overline{CLR}$ ), provide the control functions for the microprocessor interface. They are all active in the "low" or logic "0" state.  $\overline{CS}$  must be low to access any of the registers.  $\overline{A_0}$  and  $\overline{A_1}$  steer the input 8-bit data byte to the low- or high-byte input latch respectively.  $\overline{A_2}$  gates the contents of the two input latches through to the D/A latch in parallel. The contents are then applied to the input of the D/A converter. When  $\overline{WR}$  goes low, data is strobed into the latch or latches which have been enabled.

The serial input mode is activated when both  $\overline{A_0}$  and  $\overline{A_1}$  are logic "0" simultaneously. The D0 (D8)/SI input data line accepts the serial data MSB first. Each bit is clocked in by a  $\overline{WR}$  pulse. Data is strobed through to the D/A latch by  $\overline{A_2}$  going to logic "0" the same as in the parallel input mode.

Each of the latches can be made "transparent" by maintaining its enable signal at logic "0". However, as stated above, when both  $\overline{A_0}$  and  $\overline{A_1}$  are logic "0" at the same time, the serial mode is selected.

The  $\overline{CLR}$  line resets both input latches to all zeros and sets the D/A latch to 8000<sub>H</sub>. This is the binary code that gives a null, or zero, at the output of the D/A in the bipolar mode. In the unipolar mode, activating  $\overline{CLR}$  will cause the output to go to one-half of full scale.

The maximum clock rate of the latches is 10MHz. The minimum time between write ( $\overline{WR}$ ) pulses for successive enables is 20nsec. In the serial input mode (DAC708 and DAC709), the maximum rate at which data can be clocked into the input shift register is 10MHz.

The timing of the control signals is given in Figure 6.




FIGURE 6. Logic Timing Diagram.

#### DAC706/707

The DAC705/706/707 interface timing is the same as that described above except instead of two 8-bit separately-enabled input latches, it has a single 16-bit input latch enabled by  $\overline{A_0}$ . The D/A latch is enabled by  $\overline{A_1}$ . Also, there is no serial-input mode and no  $\overline{CHIP\ SELECT}$  ( $\overline{CS}$ ) line.

## INSTALLATION CONSIDERATIONS

Due to the extremely-high accuracy of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter with a +10V full-scale range, 1LSB is 153μV. With a load current of 5mA, series wiring and connector resistance of only 30mΩ will cause the output to be in error by 1LSB. To understand what this means in terms

of a system layout, the resistance of typical 1 ounce copper-clad printed circuit board material is approximately  $1/2\text{m}\Omega$  per square. In the example above, a 10 milliinch-wide conductor 60 milliinches long would cause a 1LSB error.

In Figures 7 and 8, lead and contact resistances are represented by  $R_1$  through  $R_5$ . As long as the load resistance  $R_L$  is constant,  $R_2$  simply introduces a gain error




FIGURE 7. DAC705/707/709 Bipolar Output Circuit (Voltage Out).




FIGURE 8. DAC706/708 Bipolar Output Circuit (with External Op Amp).

and can be removed with gain calibration.  $R_3$  is part of  $R_L$  if the output voltage is sensed at ANALOG COMMON.

Figures 8 and 9 show two methods of connecting the current output model with an external precision output op amp. By sensing the output voltage at the load resistor (connecting  $R_F$  to the output of the amplifier at  $R_L$ ) the effect of  $R_1$  and  $R_2$  is greatly reduced.  $R_1$  will cause a gain error but is independent of the value of  $R_L$  and can be eliminated by initial calibration adjustments. The effect of  $R_2$  is negligible because it is inside the feedback loop of the output op amp and is therefore greatly reduced by the loop gain.




FIGURE 9. Alternate Connection for Ground Sensing at the Load (Current Output Models).

In many applications it is impractical to sense the output voltage at ANALOG COMMON. Sensing the output voltage at the system ground point is permissible because these converters have separate analog and digital common lines and the analog return current is a near-constant 2mA and varies by only  $10\mu\text{A}$  to  $20\mu\text{A}$  over the entire input code range.  $R_4$  can be as large as  $3\Omega$  without adversely affecting the linearity of the D/A converter. The voltage drop across  $R_4$  is constant and appears as a zero error that can be nulled with the zero calibration adjustment.

Another approach senses the output at the load as shown in Figure 9. In this circuit the output voltage is sensed at the load common and not at the D/A converter common as in the previous circuits. The value of  $R_6$  and  $R_7$  must be adjusted for maximum common-mode rejection across  $R_L$ . The effect of  $R_4$  is negligible as explained previously.

The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key to elimination of RF radiation or pickup is small loop area. Signal leads and their return conductors should be kept close together such that they present a small flux-capture cross section for any external field.

## ENVIRONMENTAL SCREENING

### /QM Screening

All BH and SH models are available with Burr-Brown's /QM environmental screening for enhanced reliability. The screening, tabulated below, is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient method of communicating the







# DAC710 DAC711

## Monolithic 16-Bit ROBOTICS DIGITAL-TO-ANALOG CONVERTERS

### FEATURES

- DESIGNED SPECIFICALLY FOR CLOSED-LOOP SERVO-CONTROL APPLICATIONS
- MONOTONIC TO 15 BITS OVER TEMPERATURE
- MONOLITHIC CONSTRUCTION
- $V_{OUT}$  AND  $I_{OUT}$  MODELS
- PIN-COMPATIBLE WITH DAC702, DAC703
- VERY-LOW COST FOR MULTIPLE-CHANNEL APPLICATIONS

### DESCRIPTION



Robotics, numerical controllers, and other applications that involve the driving of servomotors require D/A converters that have very-good differential linearity around the zero output point. The DAC710KH (current output) and DAC711KH (voltage output) have been optimized for this characteristic.

DAC710 and DAC711 are complete 16-bit D/A converters on one chip. They include a precision buried-zener voltage reference, a fast settling operational amplifier (DAC711 only) as well as the D/A converter circuits. A combination of current switch design techniques accomplishes a guaranteed mono-

tonicity of 15 bits around Bipolar Zero over the entire specification temperature range,  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ .

Digital inputs are complementary binary coded and are TTL-, LSTTL-, 54/74C-, and 54/74HC-compatible over the entire temperature range. Outputs are  $\pm 10\text{V}$  for the DAC711KH and  $\pm 1\text{mA}$  for the DAC710KH.

This D/A family is pin-compatible with the voltage and current output DAC703 and DAC702 model families. These D/A converters are packaged in 24-pin ceramic side-brazed packages that are hermetically sealed.



# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$  and rated power supplies and after 10 minutes of warm-up time unless otherwise noted.


MODEL	DAC710KH/DAC711KH			UNITS
	MIN	TYP	MAX	
<b>INPUT</b>				
<b>DIGITAL INPUT</b>				
Resolution			16	Bits
Digital Inputs <sup>(1)</sup> : $V_{IH}$	+2.4		+ $V_{CC}$	V
$V_{IL}$	-1.0		+0.8	V
$I_{IH}, V_I = +2.7\text{V}$			+40	$\mu\text{A}$
$I_{IL}, V_I = +0.4\text{V}$		-0.35	-0.5	$\text{mA}$
<b>TRANSFER CHARACTERISTICS</b>				
<b>ACCURACY</b> <sup>(2)</sup>				
Differential Linearity Error (near bipolar zero) <sup>(4)(5)</sup>			+0.006, -0.003	% of FSR <sup>(3)</sup>
Monotonicity (near bipolar zero) <sup>(4)</sup>	15			Bits
Linearity Error			$\pm 0.0045$	% of FSR
Gain Error <sup>(6)</sup>		$\pm 0.15$	$\pm 0.30$	%
Bipolar Zero Error <sup>(6)(7)</sup>		$\pm 0.05$	$\pm 0.1$	% of FSR
<b>DRIFT</b> (over specification temperature range)				
Differential Linearity Error (near bipolar zero) over Temperature <sup>(4)(5)</sup>			+0.009, -0.003	% of FSR
Monotonicity (near bipolar zero) over Temperature <sup>(4)</sup>	15			Bits
Linearity Error over Temperature			$\pm 0.009$	% of FSR
Gain Drift		$\pm 25$	$\pm 50$	$\text{ppm}/^\circ\text{C}$
Bipolar Zero Drift		$\pm 5$	$\pm 12$	$\text{ppm of FSR}/^\circ\text{C}$
<b>SETTLING TIME</b> (to $\pm 0.003\%$ of FSR) <sup>(9)</sup>				
DAC711 ( $V_{OUT}$ Models)				
Full Scale Step (2k $\Omega$ load)		4	8	$\mu\text{sec}$
For 1LSB Step Change at Worst-Case Code <sup>(9)</sup>		2.5	4	$\mu\text{sec}$
Slew Rate		10		$\text{V}/\mu\text{sec}$
DAC710 ( $I_{OUT}$ Models)				
Full Scale Step (2mA): 10 $\Omega$ to 100 $\Omega$ load		350		nsec
1k $\Omega$ load		1		$\mu\text{sec}$
<b>OUTPUT</b>				
<b>VOLTAGE OUTPUT</b>				
DAC711		$\pm 10$		V
Output Current	$\pm 5$			$\text{mA}$
Output Impedance		0.15		$\Omega$
Short Circuit to Common Duration		Indefinite		
<b>CURRENT OUTPUT</b>				
DAC710				
Output Range ( $\pm 30\%$ typ)		$\pm 1$		$\text{mA}$
Output Impedance ( $\pm 30\%$ typ)		4.0		k $\Omega$
Compliance	-2.5		+2.5	V
<b>REFERENCE VOLTAGE</b>				
Voltage		+6.3		V
Source Current Available for External Loads		+2.5		$\text{mA}$
Short Circuit to Common Duration		Indefinite		
<b>POWER SUPPLY REQUIREMENTS</b>				
Voltage: + $V_{CC}$	+13.5	+15	+16.5	V
- $V_{CC}$	-13.5	-15	-16.5	V
$V_{DD}$	+4.5	+5	+16.5	V
Current: (No Load)				
DAC711 ( $V_{OUT}$ Model): + $V_{CC}$		+16	+30	$\text{mA}$
- $V_{CC}$		-18	-30	$\text{mA}$
$V_{DD}$		+4	+8	$\text{mA}$
DAC710 ( $I_{OUT}$ Model): + $V_{CC}$		+10	+25	$\text{mA}$
- $V_{CC}$		-13	-25	$\text{mA}$
$V_{DD}$		+4	+8	$\text{mA}$
Power Dissipation ( $V_{DD} = +5.0\text{V}$ ) <sup>(10)</sup> : DAC711		530	940	$\text{mW}$
DAC710		365	790	$\text{mW}$
Power Supply Rejection: + $V_{CC}$		$\pm 0.003$	$\pm 0.006$	% of FSR/% $V_{CC}$
- $V_{CC}$		$\pm 0.003$	$\pm 0.006$	% of FSR/% $V_{CC}$
$V_{DD}$		$\pm 0.0001$	$\pm 0.001$	% of FSR/% $V_{DD}$
<b>TEMPERATURE RANGE</b>				
Specification	0		+70	$^\circ\text{C}$
Storage	-60		+150	$^\circ\text{C}$

NOTES: (1) Digital inputs are TTL-, LSTTL-, 54/74C-, 54/74HC-, and 54/74HTC-compatible over the operating voltage range of  $V_{DD} = +5V$  to  $+15V$  and over the specified temperature range. The input switching threshold remains at the TTL threshold of 1.4V over the supply range of  $V_{DD} = +5V$  to  $+15V$ . As logic "0" and logic "1" inputs vary over 0V to  $+0.8V$  and  $+2.4V$  to  $+10V$ , respectively, the change in the D/A converter output voltage will not exceed  $\pm 0.006\%$  of FSR. (2) DAC710KH is specified and tested with an external output operational amplifier using the internal feedback resistor in all parameters except settling time. (3) FSR means Full Scale Range and is 20V for the DAC711KH and 2mA for the DAC710KH. (4) This specification is for  $\pm 2048$  consecutive codes around the bipolar zero code; that is, from  $7FFF_H$  to  $87FF_H$ . (5)  $\pm 0.003\%$  of FSR is 1LSB for 15-bit resolution. (6) Adjustable to zero with external trim potentiometer. Adjusting the gain potentiometer rotates the transfer function around the bipolar zero point. (7) Error at input code  $7FFF_H$ , bipolar zero. (8) Maximum represents the  $3\sigma$  limit. Not 100% tested for this parameter. (9) At the major carry,  $7FFF_H$  to  $8000_H$  and  $8000_H$  to  $7FFF_H$ . (10) Power dissipation is an additional 40mW when  $V_{DD}$  is operated at  $+15V$ .


## PIN ASSIGNMENTS

Pin No.	Function	
	DAC710	DAC711
1	Bit 1 (MSB)	Bit 1 (MSB)
2	Bit 2	Bit 2
3	Bit 3	Bit 3
4	Bit 4	Bit 4
5	Bit 5	Bit 5
6	Bit 6	Bit 6
7	Bit 7	Bit 7
8	Bit 8	Bit 8
9	Bit 9	Bit 9
10	Bit 10	Bit 10
11	Bit 11	Bit 11
12	Bit 12	Bit 12
13	Bit 13	Bit 13
14	Bit 14	Bit 14
15	Bit 15	Bit 15
16	Bit 16 (LSB)	Bit 16 (LSB)
17	$R_{FEEDBACK}$	$V_{OUT}$
18	$V_{DD}$	$V_{DD}$
19	$-V_{CC}$	$-V_{CC}$
20	Common	Common
21	$I_{OUT}$	Summing Junction (Zero Adjust)
22	Gain Adjust	Gain Adjust
23	$+V_{CC}$	$+V_{CC}$
24	$+6.3V$ Ref. Out.	$+6.3V$ Ref. Out.

## MECHANICAL



## CONNECTION DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

V <sub>DD</sub> to COMMON	0V to +18V
+V <sub>CC</sub> to COMMON	0V to +18V
-V <sub>CC</sub> to COMMON	0V to -18V
Digital Data Inputs (pins 1-16) to COMMON	-1V to +18V
Reference out (pin 24) to COMMON	Indefinite Short to COMMON
External Voltage Applied to R <sub>F</sub> (pin 21, DAC710KH)	±18V
External Voltage Applied to D/A Output (pin 17, DAC711KH)	-5V to +5V
V <sub>OUT</sub> (pin 17, DAC711)	Indefinite Short to COMMON
Power Dissipation	1000mW
Storage Temperature	-60°C to +150°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## DISCUSSION OF SPECIFICATIONS

### DIGITAL INPUT CODES

The DAC710/711KH accept complementary binary digital input codes in bipolar format. They may be connected by the user for either complementary offset binary (COB) or complementary two's complement (CTC) codes (see Table I).

### ACCURACY

#### Linearity

Linearity error is the deviation of the analog output from a straight line drawn through the end points (all bits ON point and all bits OFF point).

#### Differential Linearity

For servomotor control applications, differential linearity error (DLE) is one of the most important performance measures of a D/A converter. DLE is the deviation from an ideal 1LSB change in the output when the input changes from one adjacent code to the next. A differential linearity error specification of +0.006% of FSR maximum means that an output step size can be between 1LSB and 3LSB (at 15 bits) when the input changes between adjacent codes. A DLE specification of -0.003% maximum ensures 15-bit monotonicity.

#### Monotonicity

When a D/A converter is monotonic, the analog output increases or remains the same for an increasing input digital code. For ±2048 consecutive codes around bipolar zero, the DAC710KH and DAC711KH are monotonic to 15 bits over the entire specification temperature range.

### DRIFT

#### Gain Drift

Gain drift is a measure of the change in the full-scale range output over temperature expressed in parts-per-million per degree centigrade (ppm/°C). Gain drift is established by (1) testing the end point difference for each D/A at  $t_{min}$ , +25°C and  $t_{max}$  (2) calculating the gain error with respect to the +25°C value, and (3) dividing by the temperature change.

### Zero Drift

Zero drift is a measure of the change in the output with 7FFF<sub>H</sub> (bipolar zero) applied to the digital inputs. This code corresponds to 0V (DAC711KH) or 0mA (DAC710KH) at the analog output. The maximum change in offset at  $t_{min}$  or  $t_{max}$  is referenced to the zero error at +25°C and is divided by the temperature change. This drift is expressed in parts-per-million of full-scale range per degree centigrade (ppm of FSR/°C).

TABLE I. Digital Input Codes.

Digital Input Codes	Analog Output	
	Complementary Offset Binary (COB)	Complementary Two's Complement (CTC)
0000 <sub>H</sub>	+ Full Scale	-1LSB
7FFF <sub>H</sub>	Bipolar Zero	- Full Scale
8000 <sub>H</sub>	-1LSB	+ Full Scale
FFFF <sub>H</sub>	- Full Scale	Bipolar Zero

\*Invert the MSB of the COB code with an external inverter to obtain CTC code.

### SETTLING TIME

Settling time of the D/A is the total time required for the output to settle within an error band around its final value after a change in input. Refer to Figure 1 for typical values.

### Voltage Output, DAC711KH

Settling times are specified to ±0.003% of FSR for two input conditions: a full-scale range change of 20V and a ±0.006% of FSR (±1LSB in 14 bits) change at the major carry, the point at which the worst-case setting time occurs.

### Current Output, DAC710KH

Settling times are specified to ±0.003% of FSR for a full-scale range change for two output load conditions: one for 10Ω to 100Ω and one for 1000Ω.

### COMPLIANCE VOLTAGE

Compliance voltage applies only to current output models. It is the maximum voltage swing allowed on the output while maintaining specified accuracy.

### POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR per percent of change in either the positive supply (+V<sub>CC</sub>), negative supply (-V<sub>CC</sub>) or logic supply (V<sub>DD</sub>) about the nominal power supply voltages (see Figure 2).

### REFERENCE SUPPLY

All models have an internal +6.3V reference voltage derived from an on-chip buried-zener diode. This reference voltage, available at pin 24, has a tolerance of ±5%. A minimum of 1.5mA is available for external loads. Gain and Zero adjustments should be made under constant load conditions.

If a varying load is to be driven by the reference supply, an external buffer amplifier is recommended to drive the load in order to isolate the bipolar offset (connected internally to the reference) from load variations.




FIGURE 1. Final-Value Error Band Versus Full-Scale Range Settling Time.




FIGURE 2. Power Supply Rejection Versus Power Supply Ripple Frequency.

## OPERATING INSTRUCTIONS

### POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. The  $1\mu\text{F}$  tantalum capacitors should be located close to the D/A converter.

### EXTERNAL ZERO AND GAIN ADJUSTMENT

Zero and gain may be trimmed by installing external zero and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be  $100\text{ppm}/^\circ\text{C}$  or less. The  $3.9\text{M}\Omega$  and  $270\text{k}\Omega$  resistors ( $\pm 20\%$  carbon or better) should be located close to the D/A converter to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 3, may be substituted in

place of the  $3.9\text{M}\Omega$  part. A  $0.001\mu\text{F}$  to  $0.01\mu\text{F}$  ceramic capacitor should be connected (even if GAIN ADJUST is not used) from GAIN ADJUST (pin 22) to COMMON to prevent noise pickup. Refer to Figure 4 for the relationship of zero and gain adjustments.

### Zero Adjustment

Apply the digital input code ( $7\text{FFF}_{\text{H}}$ ) that produces zero output voltage or current. See Table II for corresponding codes and the Connection Diagram for zero adjustment circuit connections. Zero calibration should be made before Gain calibration.

### Gain Adjustment

Apply the digital input code ( $0000_{\text{H}}$ ) that gives the maximum positive output voltage or current. Adjust the gain potentiometer for this positive full-scale voltage or current. See Table II for positive full-scale values and the Connection Diagram for gain adjustment circuit connections.




FIGURE 3. Equivalent Resistances.




FIGURE 4. Relationship of Zero and Gain Adjustments.

TABLE II. Digital Input and Analog Output Relationships.

Digital Input Code	Analog Output							
	DAC710 Current Output				DAC711 Voltage Output			
	16-bit	15-bit	14-bit	Units	16-bit	15-bit	14-bit	Units
1LSB	0.031	0.061	0.122	$\mu\text{A}$	305	610	1224	$\mu\text{V}$
0000 <sub>H</sub>	-0.99997	-0.99994	-0.99988	mA	+9.99960	+9.99939	+9.99878	V
7FFF <sub>H</sub>	0.00000	0.00000	0.00000	mA	0.00000	0.00000	0.00000	V
FFFF <sub>H</sub>	+1.00000	+1.00000	+1.00000	mA	-10.0000	-10.0000	-10.0000	V

## INSTALLATION CONSIDERATIONS

Due to the extremely high resolution and linearity of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter with a +10V full-scale range, 1LSB is 153 $\mu\text{V}$ . With a load current of 5mA, series wiring and connector resistance of only 30m $\Omega$  will cause the output to be in error by 1LSB. To understand what this means in terms of a system layout, the resistance of #23 wire is about 0.021 $\Omega/\text{ft}$ . Ignoring contact resistance, less than six inches of wire will produce a 1LSB error in the analog output voltage!

In Figures 5, 6, and 7, lead and contact resistances are represented by  $R_1$  through  $R_5$ . As long as the load resistance ( $R_L$ ) is constant,  $R_2$  simply introduces a gain error and can be removed during initial calibration.  $R_3$  is part of  $R_L$ , if the output voltage is sensed at COMMON (pin 20), and therefore introduces no error. If  $R_L$  is variable, then  $R_2$  should be less than  $R_{L\text{min}}/2^{16}$  to reduce voltage drops due to wiring to less than 1LSB. For example, if  $R_{L\text{min}}$  is 5k $\Omega$ , then  $R_2$  should be less than 0.08 $\Omega$ .  $R_L$  should be located as close as possible to the D/A converter for optimum performance. The effect of  $R_4$  is negligible.

In many applications it is impractical to sense the output voltage at pin 20. Sensing the output voltage at the system ground point is permissible with the DAC710/711 because the D/A converter is designed to have a constant return current of approximately 2mA flowing from pin 20. The variation in this current is under 20 $\mu\text{A}$  (with changing input codes), therefore  $R_4$  can be as large as 3 $\Omega$  without adversely affecting the linearity of the D/A converter. The voltage drop across  $R_4$  ( $R_4 \times 2\text{mA}$ ) appears as a zero error and can be removed with the zero calibration adjustment. This alternate sensing point (the system ground point) is shown in Figures 5, 6, and 7.

Figures 6 and 7 show two methods of connecting the current output model (DAC710KH) with external precision output operational amplifiers. By sensing the output voltage at the load resistor (i.e., by connecting  $R_F$  to the output of  $A_1$  at  $R_L$ ), the effect of  $R_1$  and  $R_2$  is greatly reduced.  $R_1$  will cause a gain error but is independent of the value of  $R_L$  and can be eliminated by initial calibration adjustments. The effect of  $R_2$  is negligible because it is inside the feedback loop of the output op amp and is therefore greatly reduced by the loop gain. If the output cannot be sensed at COMMON (pin 20), or the system ground point as mentioned above, then the differential output circuit shown in Figure 7 is recommended. In this circuit the output voltage is sensed at the load common and not at the D/A converter common as in the previous circuits. The value of  $R_6$  and  $R_7$




FIGURE 5. Output Circuit for DAC711.




FIGURE 6. Preferred External Op Amp Configuration for DAC710.

must be adjusted for maximum common-mode rejection at  $R_L$ . Note that if  $R_3$  is negligible, the circuit of Figure 7 can be reduced to the one shown in Figure 6. Again, the effect of  $R_4$  is negligible.




FIGURE 7. Differential Sensing Output Op Amp Configuration for DAC710.

The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key concept in elimination of RF radiation pickup is small loop area. If a signal lead and its return conductor are wired close together, they present a small flux-capture cross section for external fields.

## APPLICATIONS

### DRIVING AN EXTERNAL OP AMP WITH CURRENT OUTPUT D/A'S

DAC710KH is a current output device and will drive the summing junction of an op amp to produce an output voltage as shown in Figure 8. Use of the internal feedback resistor (pin 17) is required to obtain specified gain accuracy and low gain drift.

DAC710KH can be scaled for any desired voltage range with an external feedback resistor at the expense of increased drift with temperature. The resistors in the DAC710KH ratio track to  $\pm 1\text{ppm}/^\circ\text{C}$  but their absolute TCR may be as high as  $\pm 50\text{ppm}/^\circ\text{C}$ .

An alternative method of scaling the output voltage of the D/A converter and preserving the low gain drift is shown in Figure 9.

### OUTPUTS LARGER THAN 20V RANGE

For output voltage ranges larger than  $\pm 10\text{V}$ , a high voltage op amp may be employed with an external feedback resistor. Use an  $I_{\text{OUT}}$  value of  $\pm 1\text{mA}$  to calculate the output voltage range (see Figure 10). Use protection diodes as shown when a high voltage op amp is used.




FIGURE 8. External Op Amp Using Internal Feedback Resistors (DAC710).




FIGURE 9. External Op Amp Using Internal and External Feedback Resistors to Maintain Low Gain Drift (DAC710).




FIGURE 10. External Op Amp Using External Feedback Resistors (DAC710).

## ORDERING INFORMATION

Model	Package	Temp. Range	Output
DAC710KH	Hermetic Ceramic	0°C to +70°C	Current, $\pm 1\text{mA}$
DAC711KH	Hermetic Ceramic	0°C to +70°C	Voltage, $\pm 10\text{V}$





# DAC800 DAC800P

## Integrated Circuit DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- **LOW COST HIGH RELIABILITY SINGLE-CHIP REPLACEMENT FOR INDUSTRY STANDARD DAC80**
- **12-BIT RESOLUTION**
- **$\pm 1/2$ LSB MAXIMUM NONLINEARITY, 0°C to +70°C**
- **GUARANTEED MONOTONICITY, 0°C to +70°C**
- **DUAL-IN-LINE PACKAGE WITH INDUSTRY STANDARD (DAC80) PINOUT**
- **HERMETIC PACKAGE (optional)**
- **TWO PACKAGE OPTIONS: hermetic side-brazed and molded plastic**
- **GUARANTEED SPECIFICATIONS WITH  $\pm 12$ V AND  $\pm 15$ V SUPPLIES**

### DESCRIPTION

The DAC800 is a third-generation monolithic Integrated Circuit that is a pin-for-pin equivalent to the industry-standard DAC80 first introduced by Burr-Brown. It has all of the functions of its predecessor plus faster settling time and enhanced reliability because of its monolithic construction.


The current output model of the DAC800 is a single-chip integrated circuit containing a subsurface zener reference diode, high speed current switches, and laser-trimmed thin-film resistors. The DAC800 provides output voltage ranges of  $\pm 2.5$ V,  $\pm 5$ V,  $\pm 10$ V, 0 to +5V, 0 to +10V (V models) or output current ranges of  $\pm 1.175$ mA or 0 to -2.35mA (I model).

This high accuracy converter offers a maximum nonlinearity error of  $\pm 1/2$ LSB,  $\pm 30$ ppm/°C maximum

gain drift and guaranteed monotonicity, all over 0°C to +70°C. In the bipolar configuration, total drift is guaranteed to be less than 25ppm of FSR/°C.

The DAC800 is in a 24-pin dual-in-line package with the popular DAC80 pinout. Two package options are available: a hermetic ceramic side-brazed package and a low-cost molded plastic package.

For designs that require a wide temperature range, see Burr-Brown models DAC850 and DAC851.



Patents pending may apply upon the allowance and issuance of patents thereon. The product may also be covered in other countries by one or more international patents.

# SPECIFICATIONS

## ELECTRICAL

Typical at +25°C and ±V<sub>CC</sub> = 12V or 15V unless otherwise noted.

MODEL	DAC800, DAC800P			UNITS
	MIN	TYP	MAX	
<b>DIGITAL INPUT</b> Resolution Logic Levels (over spec. temp. range) <sup>(1)</sup> V <sub>IH</sub> (Logic "1") V <sub>IL</sub> (Logic "0") I <sub>IH</sub> (V <sub>IH</sub> = +2.4V) I <sub>IL</sub> (V <sub>IL</sub> = +0.4V)			12	bits
<b>ACCURACY</b> Linearity Error at 25°C Differential Linearity Error Gain Error <sup>(2)</sup> Offset Error <sup>(2)</sup>		±1/4 ±1/2 ±0.1 ±0.05	±1/2 +1, -3/4 ±0.3 ±0.15	LSB LSB % % of FSR <sup>(3)</sup>
<b>POWER SUPPLY SENSITIVITY</b> +15V and +5V Supplies -15V Supply		±0.0001 ±0.003	±0.001 ±0.006	% of FSR/%V <sub>CC</sub> % of FSR/%V <sub>CC</sub>
<b>DRIFT<sup>(4)</sup></b> (0°C to +70°C) Bipolar Drift (±full-scale drift for the bipolar connection) Total Error Over 0°C to +70°C Unipolar Bipolar Gain Unipolar Offset Bipolar Offset Differential Linearity 0°C to +70°C Linearity Error 0°C to +70°C Monotonicity Temp. Range, min		±10	±25	ppm of FSR/°C
<b>CONVERSION SPEED, V models</b> Settling Time to ±0.01% of FSR For FSR Change 20V range, 2kΩ load 10V range, 2kΩ load For 1LSB Change, Major Carry, 2kΩ load Slew Rate, 2kΩ load		3 2.5 1.5 10	5 4	μs μs μs V/μs
<b>CONVERSION SPEED, I model</b> Settling Time to ±0.01% of FSR For FSR Change 10Ω to 100Ω load 1kΩ load		300 1		ns μs
<b>ANALOG OUTPUT, V models</b> Ranges (±V <sub>CC</sub> = 15V) Output Current <sup>(5)</sup> Output Impedance (DC) Short Circuit to Common, Duration	±2.5, ±5, ±10, 0 to +5, 0 to +10			V mA Ω
<b>ANALOG OUTPUT, I model</b> Ranges: Bipolar Unipolar Output Impedance: Bipolar Unipolar Compliance	±0.88 0 to -1.76	±1.175 0 to -2.35	±1.47 0 to -2.94	mA mA kΩ kΩ V
<b>REFERENCE VOLTAGE OUTPUT</b> Current (for external loads), Source Tempco of Drift	+6.23 1.5	+6.30 2.5 ±10	+6.37	V mA ppm/°C
<b>POWER SUPPLY REQUIREMENTS</b> ±V <sub>CC</sub> V <sub>CC</sub> <sup>(7)</sup> Supply Drain +15V, -15V (no load) +5V (logic supply)	±11.4 +4.5	±15 +5.0	±16.5 +16.5	VDC VDC mA mA
<b>TEMPERATURE RANGE</b> Specification Operating <sup>(8)</sup> Storage, DAC800P DAC800	0 -25 -60 -65		+70 +85 +100 +150	°C °C °C °C

## MECHANICAL

**DAC800**

**NOTE:**  
Leads in true position within 0.010" (0.25mm) R at MMC at seating plane.  
Pin numbers shown for reference only. Numbers may not be marked on kage package.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.185	1.215	30.10	30.86
C	.105	.170	2.67	4.32
D	.015	.021	0.38	0.53
F	.035	.060	0.89	1.52
G	.100 BASIC		2.54 BASIC	
H	.030	.070	0.76	1.78
J	.008	.012	0.20	0.30
K	.120	.240	3.05	6.10
L	.600 BASIC		15.24 BASIC	
M	—	10°	—	10°
N	.025	.060	0.64	1.52

CASE: Ceramic  
MATING CONNECTOR: 0245MC  
WEIGHT: 4.1 grams (0.15 oz.)

**DAC800P**

**NOTE:**  
Leads in true position within 0.010" (0.25mm) R at MMC at seating plane.



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.233	1.283	31.32	32.58
B	.638	.675	13.67	14.61
C	.180	.224	4.29	5.69
D	.015	.023	0.38	0.58
F	.043	.062	1.09	1.57
G	.100 BASIC		2.54 BASIC	
H	.030	.090	0.76	2.29
J	.008	.016	0.20	0.38
K	.100	.132	2.54	3.35
L	.600 BASIC		15.24 BASIC	
M	0°	16°	0°	16°
N	.018	.022	0.46	0.56

CASE: Plastic  
MATING CONNECTOR: 0245MC  
WEIGHT: 3.7 grams (0.13 oz.)

### NOTES:

- Refer to Logic Input Compatibility.
- Adjustable to zero with external trim potentiometer.
- FSR means "Full-Scale Range" and is 20V for ±10V range, ±10V for ±5V range, etc.
- To maintain drift spec internal feedback resistors must be used for current output models.
- Includes the effects of gain, offset and linearity drift. Gain and offset errors are adjusted to zero at +25°C.
- For operation of V models with supply voltages of less than ±13VDC, load current must be limited to ±1mA max.
- Power dissipation is an additional 100mW, max, when V<sub>DD</sub> is operated at +15V.
- Max operating temperature for DAC800P is +70°C.

## CONNECTION DIAGRAMS



## PIN ASSIGNMENTS

I MODEL	PIN NO	V MODELS
MSB BIT 1	1	BIT 1 MSB
BIT 2	2	BIT 2
BIT 3	3	BIT 3
BIT 4	4	BIT 4
BIT 5	5	BIT 5
BIT 6	6	BIT 6
BIT 7	7	BIT 7
BIT 8	8	BIT 8
BIT 9	9	BIT 9
BIT 10	10	BIT 10
BIT 11	11	BIT 11
LSB BIT 12	12	BIT 12 LSB
LOGIC SUPPLY, VDD	13	LOGIC SUPPLY, VDD
-Vcc	14	-Vcc
Iout	15	Vout
REF. INPUT	16	REF. INPUT
BIPOLAR OFFSET	17	BIPOLAR OFFSET
SCALING NETWORK	18	10V RANGE
SCALING NETWORK	19	20V RANGE
SCALING NETWORK	20	SUMMING JUNCTION
COMMON	21	COMMON
+Vcc	22	+Vcc
GAIN ADJUST	23	GAIN ADJUST
6.3V REF. OUT	24	6.3V REF. OUT

## NOTES:

- DAC80 which may be replaced by DAC800 requires a 33M $\Omega$  resistor. DAC800 requires a 10M $\Omega$  resistor. DAC80's may also be operated with a 10M $\Omega$  resistor resulting in increased trim range.
- Pin 16 of DAC800 is used only to connect the bipolar offset resistor. An external reference voltage may not be used with DAC800 as is possible with DAC80.
- If connected to +Vcc, which is permissible, power dissipation increases 75mW typ. 100mW max.
- For fastest settling time connect pins 19, 18, and 15 together.
- Values shown are for  $\pm 15V$  supplies. For supplies below  $\pm 13.5V$  use 2.7M $\Omega$  in place of 3.9M $\Omega$  and 7.5M $\Omega$  in place of 10M $\Omega$ .

## ORDERING INFORMATION

Model	Output	Package
DAC800-CBI-I	Current	Side-braze
DAC800-CBI-V	Voltage	Side-braze
DAC800P-CBI-I	Current	Molded plastic
DAC800P-CBI-V	Voltage	Molded plastic

# DISCUSSION OF SPECIFICATIONS

## DIGITAL INPUT CODES

The DAC800 accepts complementary binary digital input codes. The CBI model may be connected by the user for any one of three complementary codes; CSB, CTC, or COB.

TABLE I. Digital Input Codes.

DIGITAL INPUT		ANALOG OUTPUT		
MSB	LSB	CSB Compl. Straight Binary	COB Compl. Offset Binary	CTC* Compl. Two's Compl.
0	0	+Full Scale	+Full Scale	-1LSB
0	1	+1/2 Full Scale	Zero	-Full Scale
0	0	1/2 Full Scale -1LSB	-1LSB	+Full Scale
0	1	Zero	-Full Scale	Zero
1	0			
1	1			

\*Invert the MSB of the COB code with an external inverter to obtain CTC code.

## ACCURACY

Linearity of a D/A converter is the true measure of its performance. The linearity error of the DAC800 is specified over its entire temperature range. This means that the analog output will not vary by more than  $\pm 1/2$ LSB, maximum, from an ideal straight line drawn between the end points (inputs all "1"s and all "0"s) over the specified temperature range of 0°C to +70°C.

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of  $\pm 1/2$ LSB means that the output voltage step sizes can range from 1/2LSB to 3/2LSB when the input changes from one adjacent input state to the next.

Monotonicity over a 0°C to +70°C range is guaranteed in the DAC800 to insure that the analog output will increase or remain the same for increasing input digital codes.

## DRIFT

Gain Drift is a measure of the change in the full-scale range output over temperature expressed in parts per million per °C (ppm/°C). Gain Drift is established by: 1) testing the end point differences for each DAC800 model at 0°C, +25°C and +70°C; 2) calculating the gain change with respect to the +25°C value and; 3) dividing by the temperature change. This figure is expressed in ppm/°C.

Offset Drift is a measure of the change in output with all "1"s on the inputs over the specified temperature range. The Offset is measured at 0°C, +25°C and +70°C. The maximum change in Offset is referenced to the Offset at +25°C and is divided by the temperature change. This drift is expressed in parts per million of full scale range per °C (ppm of FSR/°C).

Bipolar Drift is a measure of the change in plus or minus full-scale output over the specification temperature range for the bipolar connection. Because Bipolar Offset Drift and Gain Drift have canceling interactions, Bipolar Drift is not simply the sum of the two. Total bipolar error over temperature is calculated using Bipolar Drift, then adding  $\pm 1/2$ LSB of linearity error.

## SETTLING TIME

Settling time is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 1).

Voltage Output Models: Three settling times are specified to  $\pm 0.01\%$  of full-scale range (FSR); two for maximum full-scale range changes of 20V, 10V, and one for a 1LSB change. The 1LSB change is measured at the major carry (0111...11 to 1000...00), the point at which the worst case settling time occurs.

Current Output Model: Two settling times are specified to  $\pm 0.01\%$  of FSR. Each is given for the current model connected with two different resistive loads: 10Ω to 100Ω and 1000Ω. Internal resistors are provided for connecting a nominal load resistance of approximately 1000Ω for output voltage ranges of  $\pm 1$ V and 0 to -2V.




FIGURE 1. Full-Scale Range Settling Time vs Final Value Error Band.

## COMPLIANCE

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy. The maximum compliance voltage of all current output models is -2.5V to +2.5V.

## POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR per percent of change in either the positive, negative, or logic supplies about the nominal power supply voltages (see Figure 2).




FIGURE 2. Power Supply Rejection vs Power Supply Ripple.

### REFERENCE SUPPLY

All DAC800 models have an on-chip +6.3 volt reference. This voltage (pin 24) has a tolerance of  $\pm 1\%$  and must be connected to the Reference Input (pin 16) for specified operation. Pin 16 is used only to connect the bipolar offset resistor. An external reference may not be used with DAC800. See Connection Diagrams. The reference voltage may be used to supply external circuits with 2.5mA of current (typical) in addition to the 1mA required by the bipolar offset circuit.

If a varying load is to be driven, an external buffer amplifier is recommended to drive the load in order to isolate bipolar offset from load variations. Gain and bipolar offset adjustments should be made under constant load conditions.

## INSTALLATION AND OPERATING INSTRUCTIONS

### POWER SUPPLY CONNECTIONS

**Decoupling:** For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagrams. These capacitors ( $1\mu\text{F}$  tantalum or electrolytic recommended) should be located close to the DAC800. Electrolytic capacitors, if used, should be paralleled with  $0.01\mu\text{F}$  ceramic capacitors for best high frequency performance.

### $\pm 12\text{V}$ OPERATION

The DAC800 is fully specified for operation on  $\pm 12\text{V}$  power supplies. However, to use the  $\pm 10\text{V}$  and 0 to  $+10\text{V}$  ranges of the voltage output models, the power supplies must be  $\pm 13\text{V}$  or greater. All other voltage output ranges and all current output ranges provide satisfactory operation with  $\pm 11.4\text{V}$  supplies. The supplies should be balanced to obtain optimum performance.

### EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and Gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in the connection diagrams and adjust as described below. TCR of the potentiometers should be  $100\text{ppm}/^\circ\text{C}$  or less. The  $3.9\text{M}\Omega$  and  $10\text{M}\Omega$  resistors ( $20\%$  carbon or better) should be located close to the DAC800 to prevent noise pick-up. For operation with supplies of less than  $\pm 13.5\text{V}$ , use  $2.7\text{M}\Omega$  and  $7.5\text{M}\Omega$  resistors in place of the  $3.9\text{M}\Omega$  and  $10\text{M}\Omega$  resistors, respectively. If it is not convenient to use these high value resistors, an equivalent "T" network, as shown in Figure 3, may be substituted in each case. The Gain Adjust (pin 23) is a high impedance point and a  $0.001\mu\text{F}$  to  $0.01\mu\text{F}$  ceramic capacitor should be connected from this pin to Common (pin 21) to reduce noise pick-up. Figures 4 and 5 illustrate the relationship of Offset and Gain adjustments to unipolar and bipolar D/A converter output.




FIGURE 3. Equivalent Resistances.

**Offset Adjustment:** For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the Offset potentiometer for zero output.




FIGURE 4. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.




FIGURE 5. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

For bipolar (COB, CTC) configurations, apply the digital input code that should produce the maximum negative output voltage and adjust the Offset potentiometer for minus full-scale voltage. Example: If the Full Scale Range is connected for 20V, the maximum negative output voltage is -10V. See Table II for corresponding codes and the Connection Diagrams for offset adjustment connections. Offset should be adjusted prior to gain.

**Gain Adjustment:** For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the Gain potentiometer for this positive full-scale voltage. See Table II for positive full-scale voltages and the Connection Diagrams for gain adjustment connections.

TABLE II. Digital Input/Analog Output.

Digital Input		Analog Output			
		Voltage*		Current	
MSB	LSB	0 to +10V	±10V	0 to -2mA	±1mA
000000000000		+9.9976V	+9.9951V	-1.9995mA	-0.9995mA
011111111111		+5.0000V	0.0000V	-1.0000mA	0.0000mA
100000000000		+4.9976V	-0.0049V	-0.9995mA	+0.0005mA
111111111111		0.0000V	-10.0000V	0.0000mA	+1.0000mA
One LSB		2.44mV	4.88mV	0.488µA	0.488µA

\*To obtain values for other binary ranges:  
 0 to +5V range: divide 0 to +10V range values by 2.  
 ±5V range: divide ±10V range values by 2.  
 ±2.5V range: divide ±10V range values by 4.

**VOLTAGE OUTPUT MODELS**

**Output Range Connections**

Internal scaling resistors provided in the DAC800 may be connected to produce bipolar output voltage ranges of ±10V, ±5V or ±2.5V or unipolar output voltage ranges of 0 to +5V or 0 to +10V. See Figure 6.




FIGURE 6. Output Amplifier Voltage Range Scaling Circuit.

TABLE III. Output Voltage Range Connections - Voltage Model DAC800.

Output Range	Digital Input Codes	Connect Pin 15 to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
±10	COB or CTC	19	20	15	24
±5	COB or CTC	18	20	NC	24
±2.5V	COB or CTC	18	20	20	24
0 to +10V	CSB	18	21	NC	24
0 to +5V	CSB	18	21	20	24

Gain and offset drift are minimized because of the thermal tracking of the scaling resistors with other device

components. Connections for various output voltage ranges are shown in Table III. Settling time for a full-scale range change is specified as 3µsec for the 20-volt range and 2.5µsec for the 10-volt range.

**CURRENT OUTPUT MODEL**

The resistive scaling network and equivalent output circuit of the current model differ from the voltage model and are shown in Figures 7 and 8.




FIGURE 7. Internal Scaling Resistors.

Internal scaling resistors (Figure 7) are provided to scale an external op amp or to configure load resistors for a voltage output. These connections are described in the following sections.

If the internal resistors are not used for voltage scaling, external R<sub>L</sub> (or R<sub>F</sub>) resistors should have a TCR of




FIGURE 8. Current Output Model Equivalent Output Circuit.

±25ppm/°C or less to minimize drift. This will typically add ±50ppm/°C plus the TCR of R<sub>L</sub> (or R<sub>F</sub>) to the total drift.

**Driving a Resistive Load Unipolar**

A load resistance, R<sub>L</sub> = R<sub>L1</sub> + R<sub>Ls</sub>, connected as shown in Figure 9 will generate a voltage range, V<sub>OUT</sub>, determined by:

$$V_{OUT} = -2.35mA \left( \frac{R_L \times 7.2k\Omega}{R_L + 7.2k\Omega} \right)$$




FIGURE 9. Current Output Model Equivalent Circuit Connected for Unipolar Voltage Output with Resistive Load.

To achieve specified drift, connect the internal scaling resistor ( $R_{LI}$ ) as shown to an external metal film trim resistor ( $R_{LS}$ ) to provide full-scale output voltage range of 0 to  $-2V$ . If the internal resistors are not used, external  $R_L$  (or  $R_F$ ) resistors should have a TCR of  $\pm 25\text{ppm}/^\circ\text{C}$  or less to minimize drift. This will typically add  $\pm 50\text{ppm}/^\circ\text{C}$  plus the TCR of  $R_L$  (or  $R_F$ ) to the total drift. Tolerances on internal equivalent resistors are wide.  $R_{LS}$  will have to be selected for each unit.

### Driving a Resistive Load Bipolar

The equivalent output circuit for a bipolar output voltage range is shown in Figure 10,  $R_L = R_{LI} + R_{LS}$ .  $V_{OUT}$  is determined by:

$$V_{OUT} = \pm 1.175\text{mA} \left( \frac{R_L \times 3.07\text{k}\Omega}{R_L + 3.07\text{k}\Omega} \right)$$

To achieve specified drift, connect  $1.71\text{k}\Omega$  and  $2.55\text{k}\Omega$  internal scaling resistors in parallel ( $R_{LI}$ ) and add an external metal film resistor ( $R_{LS}$ ) in series to obtain a full-




FIGURE 10. Current Output Model Connected for Bipolar Output Voltage with Resistive Load.

scale output range of  $\pm 1V$ . The tolerances on the internal equivalent resistors are wide.  $R_{LS}$  will have to be selected for each unit.

### Driving An External Op Amp

The current output model DAC800 will drive the summing junction of an op amp used as a current to voltage converter to produce an output voltage. See Figure 11.




FIGURE 11. External Op Amp - Using Internal Feedback Resistors.

$$V_{OUT} = I_{OUT} \times R_F$$

where  $I_{OUT}$  is the DAC800 output current and  $R_F$  is the feedback resistor. Using the internal feedback resistors of the current output model DAC800 provides output voltage ranges the same as the voltage model DAC800. To obtain the desired output voltage range when connecting an external op amp, refer to Table IV.

TABLE IV. Voltage Range of Current Output DAC800.

Output Range	Digital Input Codes	Connect (A) to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
$\pm 10V$	COB or CTC	19	15	(A)	24
$\pm 5V$	COB or CTC	18	15	NC	24
$\pm 2.5V$	COB or CTC	18	15	15	24
0 to $+10V$	CSB	18	21	NC	24
0 to $+5V$	CSB	18	21	15	24

### Output Larger Than 20V Range

For output voltage ranges larger than  $\pm 10V$ , a high voltage op amp may be employed with an external feedback resistor. Use  $I_{OUT}$  values of  $\pm 1.175\text{mA} \pm 25\%$  for bipolar voltage ranges and  $-2.35\text{mA} \pm 25\%$  for unipolar voltage ranges. See Figure 12. Use protection diodes when a high voltage op amp is used.




FIGURE 12. External Op Amp - Using External Feedback Resistors.

The feedback resistor,  $R_F$ , should have a temperature coefficient as low as possible. Using an external feedback resistor, overall drift of the circuit increases due to the lack of temperature tracking between  $R_F$  and the internal scaling resistor network. This will typically add  $50\text{ppm}/^\circ\text{C} + R_F$  drift to total drift.

### LOGIC INPUT COMPATIBILITY

DAC800 digital inputs are TTL, LSTTL and 54/74HC CMOS compatible over the operating range of  $V_{DD}$ ,  $+5$  to  $+15V$ . The input switching threshold remains at the TTL threshold over supply range of  $V_{DD}$ ,  $+5V$  to  $+15V$ . Logic "0" input current over temperature is low enough to permit driving DAC800 directly from outputs of 4000B and 54/74C CMOS devices over the logic power supply range of  $+5V$  to  $+15V$ .



# DAC811

## Microprocessor-Compatible 12-BIT DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- SINGLE INTEGRATED CIRCUIT CHIP
- MICROCOMPUTER INTERFACE: DOUBLE-BUFFERED LATCH
- VOLTAGE OUTPUT:  $\pm 10V$ ,  $\pm 5V$ ,  $+10V$
- MONOTONICITY GUARANTEED OVER TEMPERATURE
- $\pm 1/2$ LSB MAXIMUM NONLINEARITY OVER TEMPERATURE
- GUARANTEED SPECIFICATIONS AT  $\pm 12V$  AND  $\pm 15V$  SUPPLIES
- TTL/5V CMOS-COMPATIBLE LOGIC INPUTS


### DESCRIPTION

The DAC811 is a complete single-chip integrated circuit microcomputer-compatible 12-bit digital-to-analog converter. The chip includes a precision voltage reference, microcomputer interface logic, double-buffered latch, and a 12-bit D/A converter with a voltage output amplifier. Fast current switches and a laser-trimmed thin-film resistor network provide a highly accurate and fast D/A converter. Microcomputer interfacing is facilitated by a double-buffered latch. The input latch is divided into three 4-bit nybbles to permit interfacing to 4-, 8-, 12- or 16-bit buses and to handle right- or left-justified data. The 12-bit data in the input latches is transferred to the D/A latch to hold the output value.

Input gating logic is designed so that loading the last nybble or byte of data can be accomplished simultaneously with the transfer of data (previously stored in adjacent latches) from adjacent input latches to the D/A latch. This feature avoids spurious analog output values while using an interface technique that saves computer instructions.

The DAC811 is laser trimmed at the wafer level and is specified to  $\pm 1/4$ LSB maximum linearity error (B, K, and S grades) at  $25^{\circ}C$  and  $\pm 1/2$ LSB maximum over the temperature range. All grades are guaranteed monotonic over the specification temperature range.

The DAC811 is available in six performance grades and three package types, as well as offering environmentally screened versions for enhanced reliability. DAC811JP and KP are specified over the temperature range of  $0^{\circ}C$  to  $+70^{\circ}C$ ; DAC811A and B are specified over  $-25^{\circ}C$  to  $+85^{\circ}C$ ; DAC811R and S are specified over  $-55^{\circ}C$  to  $+125^{\circ}C$ . DAC811JP and KP are packaged in a reliable 28-pin plastic molded package, while DAC811A, B, R, and S are available in either a 28-pin 0.6-inch wide dual-in-line hermetically-sealed ceramic side-brazed package (H package) or a 28-terminal 0.45-inch square hermetically-sealed ceramic leadless chip carrier (L package).





# SPECIFICATIONS

## ELECTRICAL



T<sub>A</sub> = +25°C, ±V<sub>CC</sub> = 12V or 15V unless otherwise noted.

MODEL	DAC811A, JP			DAC811B, KP			DAC811R			DAC811S			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT</b>													
<b>DIGITAL INPUT</b>													
Resolution	USB, BOB			12			.			.			Bits
Codes <sup>(1)</sup>													
Digital Inputs Over Temperature Range <sup>(2)</sup>													
V <sub>IH</sub>	+2.0		+15	.			.			.			VDC
V <sub>IL</sub>	0.0		+0.8	.			.			.			VDC
I <sub>IH</sub> , V <sub>I</sub> = +2.7V				+10			.			.			μA
I <sub>IL</sub> , V <sub>I</sub> = +0.4V				±20			.			.			μA
Digital Interface Timing Over Temperature Range													
t <sub>WP</sub> , WR pulse width	50		.	.			.			.			nsec
t <sub>AW1</sub> , N <sub>x</sub> and LDAC valid to end of WR	50		.	.			.			.			nsec
t <sub>DW</sub> , data valid to end of WR	80		.	.			.			.			nsec
t <sub>DH</sub> , data valid hold time	0		.	.			+10			.			nsec
<b>TRANSFER CHARACTERISTICS</b>													
<b>ACCURACY</b>													
Linearity Error	±1/4			±1/2			±1/8			±1/4			LSB
Differential Linearity Error	±1/2			±3/4			±1/4			±1/2			LSB
Gain Error <sup>(3)</sup>	±0.1			±0.2			.			.			%
Offset Error <sup>(3,4)</sup>	±0.05			±0.15			.			.			% of FSR <sup>(5)</sup>
Monotonicity	Guaranteed			.			.			.			
Power Supply Sensitivity, +V <sub>CC</sub>	±0.001			±0.003			.			.			% of FSR/%V <sub>CC</sub>
-V <sub>CC</sub>	±0.002			±0.006			.			.			% of FSR/%V <sub>CC</sub>
V <sub>DD</sub>	±0.0005			±0.0015			.			.			% of FSR/%V <sub>DD</sub>
<b>DRIFT</b> (over specification temperature range)													
Gain	±10			±30			±10			±30			ppm/°C
Unipolar Offset	±5			±10			±5			±10			ppm of FSR/°C
Bipolar Zero	±5			±10			±5			±10			ppm of FSR/°C
Linearity Error Over Temperature Range	±1/2			±3/4			±1/4			±1/2			LSB
Monotonicity Over Temperature Range	Guaranteed			.			.			.			
<b>CONVERSION SPEED</b>													
<b>SETTLING TIME<sup>(6)</sup></b> (to within ±0.01% of FSR of final value; 2kΩ load)													
For Full Scale Range Change, 20V Range	3	4	.	.			.			.			μsec
10V Range	3	4	.	.			.			.			μsec
For 1LSB Change at Major Carry <sup>(7)</sup>	1	.	.	.			.			.			μsec
Slew Rate <sup>(8)</sup>	8	12	.	.			.			.			V/μsec
<b>OUTPUT</b>													
<b>ANALOG OUTPUT</b>													
Voltage Range (±V <sub>CC</sub> = 15V) <sup>(9)</sup> , Unipolar	0 to +10			.			.			.			V
Bipolar	±5, ±10			.			.			.			V
Output Current	±5			.			.			.			mA
Output Impedance (at DC)	0.2			.			.			.			Ω
Short Circuit to Common Duration	Indefinite			.			.			.			
<b>REFERENCE VOLTAGE</b>													
Voltage	+6.2	+6.3	+6.4	.			.			.			V
Source Current Available for External Loads	+2.0			.			.			.			mA
Temperature Coefficient	±10			±30			±10			±30			ppm/°C
Short Circuit to Common Duration	Indefinite			.			.			.			
<b>POWER SUPPLY REQUIREMENTS</b>													
Voltage, +V <sub>CC</sub>	+11.4	+15	+16.5	.			.			.			VDC
-V <sub>CC</sub>	-11.4	-15	-16.5	.			.			.			VDC
V <sub>DD</sub>	+4.5	+5	+5.5	.			.			.			VDC
Current (no load), +V <sub>CC</sub>				+16			+25			.			mA
-V <sub>CC</sub>				-23			-35			.			mA
V <sub>DD</sub>				+8			+15			.			mA
Potential at DCOM with Respect to ACOM <sup>(9)</sup>				±0.5			.			.			V
Power Dissipation	625			800			.			.			mW
<b>TEMPERATURE RANGE</b>													
Specification: J, K	0		+70	.			.			.			°C
A, B	-25		+85	.			.			.			°C
R, S				.			-55			+125			°C
Storage: J, K	-60		+100	.			.			.			°C
A, B, R, S	-65		+150	.			.			.			°C

\*Same as specification to immediate left.


NOTES: (1) USB = Unipolar Straight Binary; BOB = Bipolar Offset Binary. (2) Refer to Logic Input Compatibility section. (3) Adjustable to zero with external trim potentiometer. (4) Error at input code 000<sub>16</sub> for both unipolar and bipolar ranges. (5) FSR means Full Scale Range and is 20V for the ±10V range. (6) Maximum represents the 3σ limit. Not 100% tested for this parameter. (7) At the major carry, 7FF<sub>16</sub> to 800<sub>16</sub> and 800<sub>16</sub> to 7FF<sub>16</sub>. (8) Minimum supply voltage required for ±10V output swing is ±13.5V. Output swing for ±11.4V supplies is at least -8V to +8V. (9) The maximum voltage at which ACOM and DCOM may be separated without affecting accuracy specifications.

## TIMING DIAGRAMS




## MECHANICAL

### H PACKAGE



### P PACKAGE




## ABSOLUTE MAXIMUM RATINGS

+V <sub>CC</sub> .....	0 to +18V
-V <sub>CC</sub> to ACOM .....	0 to -18V
V <sub>DD</sub> to DCOM .....	0 to +7V
V <sub>DD</sub> to ACOM .....	±7V
ACOM to DCOM .....	±7V
Digital Inputs (pins 2-14, 16-19) to DCOM .....	-0.4V to +18V
External Voltage Applied to I/OV Range Resistor .....	±12V
REF OUT .....	Indefinite short to ACOM
External Voltage Applied to DAC Output .....	-5V to +5V
Power Dissipation .....	1000mW
Operating Temperature:	
AH, BH .....	-25°C to +85°C
RH, SH .....	-55°C to +125°C
Storage Temperature .....	-65°C to +150°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability. Metal lids of H and L packages are connected to -V<sub>CC</sub>.

## L PACKAGE



## PIN NOMENCLATURE

PIN	NAME	FUNCTION	PIN	NAME	FUNCTION
1	V <sub>DD</sub>	Logic Supply, +5V	14	D <sub>4</sub>	DATA, Bit 5
2	WR	WRITE, command signal to load latches. Logic low loads latches.	15	DCOM	DIGITAL COMMON, V <sub>DD</sub> supply return
3	LDAC	LOAD D/A CONVERTER, enables WR to load the D/A latch. Logic low enables.	16	D <sub>0</sub>	DATA, Bit 1, LSB
4	N <sub>A</sub>	NYBBLE A, enables WR to load input latch A (the most significant nybble). Logic low enables.	17	D <sub>1</sub>	DATA, Bit 2
5	N <sub>B</sub>	NYBBLE B, enables WR to load input latch B. Logic low enables.	18	D <sub>2</sub>	DATA, Bit 3
6	N <sub>C</sub>	NYBBLE C, enables WR to load input latch C (the least significant nybble). Logic low enables.	19	D <sub>3</sub>	DATA, Bit 4
7	D <sub>11</sub>	DATA, Bit 12, MSB, positive true.	20	+V <sub>CC</sub>	Analog Supply Input, +15V or +12V
8	D <sub>10</sub>	DATA, Bit 11	21	-V <sub>CC</sub>	Analog Supply Input, -15V or -12V
9	D <sub>9</sub>	DATA, Bit 10	22	GAIN ADJ	To externally adjust gain
10	D <sub>8</sub>	DATA, Bit 9	23	ACOM	ANALOG COMMON, ±V <sub>CC</sub> supply return
11	D <sub>7</sub>	DATA, Bit 8	24	V <sub>out</sub>	D/A converter voltage output
12	D <sub>6</sub>	DATA, Bit 7	25	10V RANGE	Connect to pin 24 for 10V Range
13	D <sub>5</sub>	DATA, Bit 6	26	SJ	SUMMING JUNCTION of output amplifier
			27	BPO	BIPOLAR OFFSET. Connect to pin 26 for Bipolar Operation
			28	REF OUT	6.3V reference output

## ORDERING INFORMATION

Model	Package	Temperature Range (°C)	Linearity Error, max (+25°C)	Gain Drift, (ppm/°C)
DAC811JP	Plastic	0/+70	±1/2LSB	30
DAC811KP	Plastic	0/+70	±1/4LSB	20
DAC811AH	Ceramic	-25/+85	±1/2LSB	30
DAC811AH/QM	Ceramic	-25/+85	±1/2LSB	30
DAC811AL	LCC	-25/+85	±1/2LSB	30
DAC811AL/QM	LCC	-25/+85	±1/2LSB	30
DAC811BH	Ceramic	-25/+85	±1/4LSB	20
DAC811BH/QM	Ceramic	-25/+85	±1/4LSB	20
DAC811BL	LCC	-25/+85	±1/4LSB	20
DAC811BL/QM	LCC	-25/+85	±1/4LSB	20
DAC811RH	Ceramic	-55/+125	±1/2LSB	30
DAC811RH/QM	Ceramic	-55/+125	±1/2LSB	30
DAC811RL	LCC	-55/+125	±1/2LSB	30
DAC811RL/QM	LCC	-55/+125	±1/2LSB	30
DAC811SH	Ceramic	-55/+125	±1/4LSB	20
DAC811SH/QM	Ceramic	-55/+125	±1/4LSB	20
DAC811SL	LCC	-55/+125	±1/4LSB	20
DAC811SL/QM	LCC	-55/+125	±1/4LSB	20

## DISCUSSION OF SPECIFICATIONS

### INPUT CODES

The DAC811 accepts positive true binary input codes. DAC811 may be connected by the user for any one of the following codes: USB (unipolar straight binary), BOB (bipolar offset binary) or, using an external inverter on the MSB line, BTC (binary two's complement). See Table I.

### LINEARITY ERROR

Linearity Error as used in D/A converter specifications by Burr-Brown is the deviation of the analog output from a straight line drawn between the end points (inputs all "1's" and all "0's"). The DAC811 linearity error is specified at ±1/4LSB (max) at +25°C for B, K, and S grades and ±1/2LSB (max) for A, J, and R grades.

TABLE I. Digital Input Codes.

DIGITAL INPUT		ANALOG OUTPUT		
MSB	LSB	USB Unipolar Straight Binary	BOB Bipolar Offset Binary	BTC* Binary Two's Complement
↓	↓	+Full Scale	+Full Scale	-1 LSB
1111111111		+1/2 Full Scale	Zero	-Full Scale
1000000000		1/2 Full Scale -1 LSB	-1 LSB	+Full Scale
0111111111		Zero	-Full Scale	Zero
0000000000				

\*Invert the MSB of the BOB code with external inverter to obtain BTC code.

### DIFFERENTIAL LINEARITY ERROR

Differential Linearity Error (DLE) is the deviation from a 1LSB output change from one adjacent state to the next. A DLE specification of 1/2LSB means that the output step size can range from 1/2LSB to 3/2LSB when the input changes from one state to the next. Monotoni-

city requires that DLE be less than ILSB over the temperature range of interest.

### MONOTONICITY

A D/A converter is monotonic if the output either increases or remains the same for increasing digital inputs. All grades of DAC811 are monotonic over their specification temperature range.

### DRIFT

Gain drift is a measure of the change in the full scale range output over the specification temperature range. Drift is expressed in parts per million per degree centigrade (ppm/°C). Gain drift is established by testing the full scale range value (e.g., +FS minus -FS) at high temperature, +25°C, and low temperature; calculating the error with respect to the +25°C value and dividing by the temperature change.

Unipolar offset drift is a measure of the change in output with all 0's on the input over the specification temperature range. Offset is measured at high temperature, +25°C, and low temperature. The maximum change in offset referred to the +25°C value divided by the temperature change is the offset drift. It is expressed in parts per million of full scale range per degree centigrade (ppm of FSR/°C).

Bipolar zero drift is measured at a digital input of 800<sub>16</sub>, the code that gives zero volts output for bipolar operation.

### SETTLING TIME

Settling Time is the total time (including slew time) for the output to settle within an error band around its final value after a change in input. Three settling times are specified to ±0.01% of Full Scale Range (FSR): two for maximum full scale range changes of 20V and 10V, and one for a ILSB change. The ILSB change is measured at the major carry (7FF<sub>16</sub> to 800<sub>16</sub> and 800<sub>16</sub> to 7FF<sub>16</sub>), the input transition at which worst-case settling time occurs.

### REFERENCE SUPPLY

DAC811 contains an on-chip 6.3V reference. This voltage (pin 28) has a tolerance of ±0.1V. The reference output may be used to drive external loads, sourcing at least 2.0mA. This current should be constant for best performance of the D/A converter.

### POWER SUPPLY SENSITIVITY

Power Supply Sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR output change per percent of change in either the positive, negative, or logic supply voltages about the nominal voltages. Figure 1 shows typical power supply rejection versus power supply ripple frequency.




FIGURE 1. Power Supply Rejection versus Power Supply Ripple Frequency.

### /QM SCREENING

Burr-Brown /QM models are environmentally-screened versions of our standard industrial products, designed to provide enhanced reliability. The screening, tabulated below, is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient method of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified below. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD-883.

### SCREENING FLOW FOR DAC811/QM

Screen	MIL-STD-883 Method	Condition
Internal Visual	2010	B
High Temperature Storage (Stabilization Bake)	1008	C (150°C, 24Hr)
Temperature Cycling	1010	C
Burn-in	1015	B
Constant Acceleration	2001	E
Hermeticity: Fine Leak	1014	A1 or A2
Gross Leak	1014	C
External Visual	2009	

### OPERATION

DAC811 is a complete single IC chip 12-bit D/A converter. The chip contains a 12-bit D/A converter, voltage reference, output amplifier, and microcomputer-compatible input logic as shown in Figure 2.




FIGURE 2. DAC811 Block Diagram.

### INTERFACE LOGIC

Input latches A, B, and C hold data temporarily while a complete 12-bit word is assembled before loading into the D/A register. This double-buffered organization prevents the generation of spurious analog output values. Each register is independently addressable.

These input latches are controlled by  $\overline{N_A}$ ,  $\overline{N_B}$ ,  $\overline{N_C}$  and  $\overline{WR}$ .  $\overline{N_A}$ ,  $\overline{N_B}$ , and  $\overline{N_C}$  are internally NORed with  $\overline{WR}$  so that the input latches transmit data when both  $\overline{N_A}$  (or  $\overline{N_B}$ ,  $\overline{N_C}$ ) and  $\overline{WR}$  are at logic "0". When either  $\overline{N_A}$  (or  $\overline{N_B}$ ,  $\overline{N_C}$ ) or  $\overline{WR}$  go to logic "1", the input data is latched into the input registers and held until both  $\overline{N_A}$  (or  $\overline{N_B}$ ,  $\overline{N_C}$ ) and  $\overline{WR}$  go to logic "0".

The D/A latch is controlled by  $\overline{LDAC}$  and  $\overline{WR}$ .  $\overline{LDAC}$  and  $\overline{WR}$  are internally NORed so that the latches transmit data to the D/A switches when both  $\overline{LDAC}$  and  $\overline{WR}$  are at logic "0". When either  $\overline{LDAC}$  or  $\overline{WR}$  are at logic "1", the data is latched in the D/A latch and held until  $\overline{LDAC}$  and  $\overline{WR}$  go to logic "0".

All latches are level-triggered. Data present when the control signals are logic "0" will enter the latch. When any one of the control signals returns to logic "1", the data is latched. A truth table for all latches is given in Table II.

TABLE II. DAC811 Interface Logic Truth Table.

$\overline{WR}$	$\overline{N_A}$	$\overline{N_B}$	$\overline{N_C}$	$\overline{LDAC}$	OPERATION
1	X	X	X	X	No Operation
0	0	1	1	1	Enables Input Latch 4MSB's
0	1	0	1	1	Enables Input Latch 4 Middle Bits
0	1	1	0	1	Enables Input Latch 4 LSB's
0	1	1	1	0	Loads D/A Latch From Input Latches
0	0	0	0	0	All Latches Transparent

"X" = Don't Care.

### GAIN AND OFFSET ADJUSTMENTS

Figures 3 and 4 illustrate the relationship of Offset and Gain adjustments to unipolar and bipolar D/A converter output.

#### OFFSET ADJUSTMENT

For unipolar (USB) configurations, apply the digital input code that should produce zero voltage output and

adjust the Offset potentiometer for zero output. For bipolar (BOB, BTC) configurations, apply the digital input code that should produce the maximum negative output voltage and adjust the Offset potentiometer for minus full scale voltage. Example: If the Full Scale Range is connected for 20V, the maximum negative output voltage is -10V. See Table III for corresponding codes.

#### GAIN ADJUSTMENT

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the Gain potentiometer for this positive full scale voltage. See Table III for positive full scale voltages.

#### ±12V OPERATION

The DAC811 is fully specified for operation on ±12V power supplies. However, in order for the output to swing to ±10V, the power supplies must be ±13.5V or greater. When operating with ±12V supplies, the output




FIGURE 3. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter




FIGURE 4. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

TABLE III. Digital Input/Analog Output,  $\pm V_{CC} = \pm 15V$ .

DIGITAL INPUT	ANALOG OUTPUT VOLTAGE		
	0 to +10V	±5V	±10V
12-Bit Resolution MSB    LSB			
↓			
111111111111	+9.9976V	+4.9976V	+9.9951V
100000000000	+5.0000V	0.0000V	0.0000V
011111111111	+4.9976V	-0.0024V	-0.0049V
000000000000	0.0000V	-5.0000V	-10.0000V
1LSB	2.44mV	2.44mV	4.88mV

swing should be restricted to  $\pm 8V$  in order to meet specifications.

### LOGIC INPUT COMPATIBILITY

The DAC811 digital inputs are TTL, LSTTL, and 54/74HC CMOS-compatible over the operating range of  $V_{DD}$ . The input switching threshold remains at the TTL threshold over the supply range.

The logic input current over temperature is low enough to permit driving the DAC811 directly from the outputs of 4000B and 54/74C CMOS devices.

## INSTALLATION

### POWER SUPPLY CONNECTIONS

**Decoupling:** For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram, Figure 5.




FIGURE 5. Power Supply, Gain, and Offset Potentiometer Connections.

These capacitors ( $1\mu F$  tantalum recommended) should be located close to the DAC811.

The DAC811 features separate digital and analog power supply returns to permit optimum connections for low noise and high speed performance. The Analog Common (pin 23) and Digital Common (pin 15) should be connected together at one point. Separate returns minimize current flow in low level signal paths if properly connected. Logic return currents are not added into the analog signal return path. A  $\pm 0.5V$  difference between ACOM and DCOM is permitted for specified operation. High frequency noise on DCOM with respect to ACOM may permit noise to be coupled through to the analog output, therefore, some caution is required in applying these common connections.

The Analog Common is the high quality return for the D/A converter and should be connected directly to the analog reference point of the system. The load driven by the output amplifier should be returned to the Analog Common.

### EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and Gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in Figure 5. TCR of the potentiometers should be  $100 \text{ ppm}/^\circ\text{C}$  or less. The  $1.0M\Omega$  and  $3.9M\Omega$  resistors (20% carbon or better) should be located close to the DAC811 to prevent noise pickup. If it is not convenient to use these high value resistors, an equivalent "T" network, as shown in Figure 6, may be substituted in each case. The Gain Adjust (pin 22) is a high impedance point and a  $0.001\mu F$  ceramic capacitor should be connected from this pin to Analog Common to reduce noise pickup in all applications, including those not employing external gain adjustment.




FIGURE 6. Equivalent Resistances.

### OUTPUT RANGE CONNECTIONS

Internal scaling resistors provided in the DAC811 may be connected to produce bipolar output voltage ranges of  $\pm 10V$  and  $\pm 5V$  or unipolar output voltage range of 0 to  $+10V$ . The  $20V$  range ( $\pm 10V$  bipolar range) is internally connected. Refer to Figure 7. Connections for the output ranges are listed in Table IV.




FIGURE 7. Output Amplifier Voltage Range Scaling Circuit.

Table IV. Output Range Connections.

Output Range	Digital Input Codes	Connect Pin 25 To	Connect Pin 27 To
0 to +10V	USB	24	23
±5V	BOB or BTC	24	26
±10V	BOB or BTC	NC	26

## APPLICATIONS

### MICROCOMPUTER BUS INTERFACING

The DAC811 interface logic allows easy interface micro-computer bus structures. The control signal  $\overline{WR}$  is derived from external device select logic and the I/O Write or Memory Write (depending upon the system design) signals from the microcomputer.

The latch enable lines  $\overline{N_A}$ ,  $\overline{N_B}$ ,  $\overline{N_C}$  and  $\overline{LDAC}$  determine which of the latches are enabled. It is permissible to enable two or more latches simultaneously as shown in some of the following examples.

The double-buffered latch permits data to be loaded into the input latches of several DAC811's and later strobed into the D/A latch of all D/A's simultaneously updating all analog outputs. All the interface schemes shown below use a base address decoder. If blocks of memory are unused, the base address decoder can be simplified or eliminated altogether. For instance if half the memory space is unused, address line  $A_{15}$  of the microcomputer can be used as the chip select control.

### 4-BIT INTERFACE

An interface to a 4-bit microcomputer is shown in Figure 8. Each DAC811 occupies four address locations. A 74LS139 provides the two to four decoder and selects these with the base address. Memory Write ( $\overline{WR}$ ) of the




FIGURE 8. Addressing and Control for 4-Bit Microcomputer Interface.

microcomputer is connected directly to the  $\overline{WR}$  pin of the DAC811. A 8205 decoder is an alternative device to use instead of the 74LS139.

### 8-BIT INTERFACE

The control logic of DAC811 permits interfacing to right- or left-justified data formats illustrated in Figure 9. When a 12-bit D/A converter is loaded from an 8-bit




FIGURE 9. 12-Bit Data Formats for 8-Bit Systems.

bus, two bytes of data are required. Figure 10 shows an addressing scheme for right-justified data. The base address is decoded from the high-order address bits.  $A_0$  and  $A_1$  address the appropriate latches. Note that adjacent addresses are used. For the right-justified case  $X_{10}_{16}$  loads the 8 LSB's and  $X_{01}_{16}$  loads the 4MSB's and simultaneously transfers input latch data to the D/A latch. Addresses  $X_{00}_{16}$  and  $X_{11}_{16}$  are not used.

Left-justified data is handled in a similar manner. The DAC811 still occupies two adjacent locations in the microcomputer's memory map.

### 12- AND 16-BIT MICROCOMPUTER INTERFACE

For this application the input latch enable lines,  $\overline{N_A}$ ,  $\overline{N_B}$ ,  $\overline{N_C}$  are tied low, causing the latches to be transparent. The D/A latch, and therefore DAC 811, is selected by the address decoder and strobed by  $\overline{WR}$ .




# DAC812

## Ultra-High Speed DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- 12-BIT RESOLUTION AND ACCURACY
- 55nsec CURRENT OUTPUT SETTLING TIME
- TTL-COMPATIBLE INPUTS
- MONOTONIC OVER ENTIRE TEMPERATURE RANGE
- LINEARITY ERROR LESS THAN  $\pm 1/2$ LSB OVER TEMPERATURE RANGE (C GRADE)
- HERMETIC METAL PACKAGE



### DESCRIPTION

The DAC812 is an ultra-fast-settling 12-bit current-output D/A converter with TTL-compatible inputs packaged in a 24-pin dual-wide dual-in-line hermetic metal package.

The current output settles to  $\pm 0.012\%$  of full scale range in 55nsec, typical (65nsec, max., C grade; 80nsec, max., B grade).

The DAC812 utilizes a monolithic 12-bit switch chip with stable, compatible thin-film resistors to achieve fast settling time and excellent stability over temperature and time. An internal applications resistor for use with an external op amp is included to convert the output current into a voltage for 0V to +10V or -5V to +5V ranges.

An output voltage compliance range of +4V to -4V allows the generation of an output voltage without using an external output amplifier.

The DAC812 comes in two drift grades. The linearity error of the C grade is guaranteed to be within  $\pm 1/2$ LSB over the temperature range of -25°C to +85°C. Gain drift of the C grade is  $\pm 20$ ppm/°C (max) and bipolar offset drift is  $\pm 10$ ppm of FSR/°C (max). The B grade has a linearity error of  $\pm 1$ LSB over the temperature range and a maximum gain drift and bipolar offset drift of  $\pm 40$ ppm/°C and  $\pm 15$ ppm/°C, respectively.



# SPECIFICATIONS

## ELECTRICAL


At  $T_A = +25^\circ\text{C}$ , rated power supplies, and after 5-minute warm-up unless otherwise noted.

MODEL	DAC812CM			DAC812BM			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT</b>							
<b>DIGITAL INPUT</b> Resolution; CSB, COB Logic Inputs: $V_{IH}$ $V_{IL}$ $I_{IH}, V_i = +2.7\text{V}$ $I_{IL}, V_i = +0.4\text{V}$	+2.0 0.0		12 +5.25 +0.8 +20 -800	*		*	Bits V V $\mu\text{A}$ $\mu\text{A}$
<b>TRANSFER CHARACTERISTICS</b>							
<b>ACCURACY</b> Linearity Error Differential Linearity Error Gain Error <sup>(2)</sup> Offset Error <sup>(2)</sup> : Unipolar Bipolar Monotonicity Temp. Range (min)		$\pm 0.006$	$\pm 0.012$ $\pm 0.012$ $\pm 0.1$ $\pm 0.04$ $\pm 0.1$ +85		$\pm 0.009$	$\pm 0.018$ $\pm 0.018$ * * * *	% of FSR <sup>(1)</sup> % of FSR % % of FSR % of FSR $^\circ\text{C}$
<b>CONVERSION SPEED</b> Settling Time to $\pm 1/2\text{LSB}$ into 1500 For FSR Change For 1LSB Change		55 25	65		*	80	nsec nsec
<b>DRIFT</b> Gain Offset: Unipolar Bipolar Linearity Error Differential Linearity Error		$\pm 10$ $\pm 0.25$ $\pm 0.012$ over Temp. Range (max)	$\pm 20$ $\pm 0.5$ $\pm 10$ $\pm 0.025$ over Temp Range (max)		$\pm 20$ $\pm 0.5$ $\pm 0.025$ over Temp. Range (max)	$\pm 40$ $\pm 1$ $\pm 15$ $\pm 0.04$ over Temp. Range (max)	ppm/ $^\circ\text{C}$ ppm of FSR/ $^\circ\text{C}$ ppm of FSR/ $^\circ\text{C}$ % of FSR % of FSR
<b>OUTPUT</b>							
<b>ANALOG OUTPUT</b> Output Current: Unipolar Bipolar Output Voltage Ranges with External Op Amp: Unipolar Bipolar Output Impedance: Unipolar Bipolar Output Compliance		0 to -10 -5 to +5 0 to +10 -5 to +5 170 150			*	*	mA mA V V $\Omega$ $\Omega$ V
<b>POWER SUPPLIES</b>							
Power Supply Sensitivity: $+V_{CC}$ $-V_{CC}$ $V_{DD}$ Power Supply Voltages: $+V_{CC}$ $-V_{CC}$ $V_{DD}$ Power Supply Current: $+V_{CC}$ $-V_{CC}$ $V_{DD}$ Power Dissipation		+14 -18 +4.5	+15 -15 +5 +30 -40 +25 1.2	$\pm 0.004$ $\pm 0.001$ $\pm 0.0002$ +18 -14 +5.5 +40 -50 +40 1.6		*	%FSR/ $V_{CC}$ %FSR/ $V_{CC}$ %FSR/ $V_{DD}$ V V V mA mA mA W
<b>PHYSICAL CHARACTERISTICS</b>							
<b>TEMPERATURE RANGE</b> Specification Storage	-25 -55		+85 +150	*		*	$^\circ\text{C}$ $^\circ\text{C}$
<b>PACKAGE</b>	24-pin Hermetic Metal 0.6" Pin Row Spacing						

\*Specification the same as for DAC812CM.

NOTES: (1) FSR is full scale range. (2) Adjustable to zero with external potentiometer.

## MECHANICAL



## DISCUSSION OF SPECIFICATIONS

### ACCURACY

Linearity of a D/A converter is one of the true measures of its performance. The linearity error of the DAC812 is specified over its entire temperature range. The analog output will not vary by more than  $\pm 1/2$ LSB ( $\pm 1$ LSB for the BM model) from an ideal straight line drawn between the end points (inputs all "1"s and all "0"s) over the specified temperature range of  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of  $\pm 1/2$ LSB means that the output voltage step sizes can range from  $1/2$ LSB to  $3/2$ LSB when the input changes from one adjacent input state to the next.

Monotonicity over a  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  range is guaranteed to insure that the analog output will increase or remain the same for increasing input digital codes.

### DRIFT

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million per  $^{\circ}\text{C}$  (ppm/ $^{\circ}\text{C}$ ). Gain drift is established by 1) testing the end point differences for the DAC812 at  $t_{\min}$ ,  $+25^{\circ}\text{C}$ , and  $t_{\max}$ ; 2) calculating the gain error with respect to the  $+25^{\circ}\text{C}$  value and; 3) dividing by the temperature change. This figure is expressed in ppm/ $^{\circ}\text{C}$  and is given in the electrical specifications (includes internal reference).

Offset Drift is a measure of the actual change in output around the minus full-scale point over the specified temperature range. The offset is measured at  $t_{\min}$ ,  $+25^{\circ}\text{C}$ , and  $t_{\max}$ . The maximum change in Offset is referenced to

## PIN ASSIGNMENTS

Pin	Function	Pin	Function
1	Bit 1 (MSB, Data Input)	14	Digital Common ( $V_{\text{DD}}$ Common)
2	Bit 2	15	Analog Common ( $\pm V_{\text{CC}}$ Common)
3	Bit 3	16	Analog Common
4	Bit 4	17	Analog Common
5	Bit 5	18	Analog Common
6	Bit 6	19	$V_{\text{CC}}$ (Logic Supply)
7	Bit 7	20	$I_{\text{OUT}}$ (Current Output)
8	Bit 8	21	$R_{\text{I}}$ (Application Resistor)
9	Bit 9	22	BPO (Bipolar Offset)
10	Bit 10	23	$-V_{\text{CC}}$ (Negative Analog Supply)
11	Bit 11	24	$+V_{\text{CC}}$ (Positive Analog Supply)
12	Bit 12 (LSB)		
13	No connection		

the Offset at  $+25^{\circ}\text{C}$  and is divided by the temperature range. This drift is expressed in parts per million of full scale range per  $^{\circ}\text{C}$  (ppm of FSR/ $^{\circ}\text{C}$ ).

### COMPLIANCE

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy. The maximum compliance voltage of the DAC812 is  $\pm 4.0\text{V}$ .

### POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR per percent of change in either the positive or negative supplies about the nominal power supply voltages. To insure precision operation, each supply lead should be bypassed to ground as close to the unit as possible with a  $1\mu\text{F}$  CS-type tantalum capacitor.

### GROUNDING

Care must be exercised when grounding the DAC812 (pins 14, 15, 16, 17, and 18). In order to preserve the stated linearity and accuracy specifications it is necessary to use the ground pins as the analog ground reference point. Any voltage drop that develops between any of these five pins and the actual ground reference point will degrade the performance of the DAC812. To achieve fast settling performance it is recommended that pins 14 through 18 be returned directly to a ground plane (see Figure 1). The analog ground should be located as close to the DAC812 as possible. Otherwise, the accuracy will be degraded by the voltage drop in the ground lines.

### SETTLING TIME

Settling time for the DAC812 is the total time required for the output to settle within an error band around its




FIGURE 1. DAC812 Grounding Using Feedback Resistor to Generate Output Voltage.

final value after a digital input change. This time includes the digital delay of the internal switches.

Figure 2 shows a typical settling time curve of the DAC812 versus output error. This curve is for full-scale digital code changes. Figures 3 and 4 show typical measured settling time characteristics of the DAC812.

In order to achieve the minimum settling time, it is necessary to observe the following good high frequency construction techniques.

1. The power supplies should be bypassed by  $1\mu\text{F}$  CS-type tantalum capacitors.
2. Use a ground plane to connect common ground points.
3. Remove the ground plane from underneath signal lines where it would add capacitance.
4. Keep analog and digital signal lines physically separated to avoid coupling of the digital signal into the analog paths.




FIGURE 2. DAC812 Typical Settling Time vs. Accuracy




FIGURE 3. Typical DAC812 Negative-to-Positive Full-Scale Output Characteristic.




FIGURE 4. Typical Positive-to-Negative Full-Scale Output Characteristic.

- Bring the source of the digital driving signal as close to the inputs of the DAC812 as possible. If the digital inputs are not clean it will be necessary to reshape them using registers or line drivers. It is recommended that the logic power line be bypassed near the digital logic circuitry as a further measure to achieve clean signals.
- If possible, the DAC812 should be soldered directly into the printed circuit board since connector lead length will cause ringing in the output.

## OUTPUT CONFIGURATIONS AND APPLICATIONS INFORMATION

The DAC812 contains a 1.24k $\Omega$  resistor for generating the bipolar offset current and a 1k $\Omega$  resistor which is primarily used as the feedback resistor when used with an external op amp. This thin-film network is constructed on sapphire to provide excellent temperature tracking capability inherent in thin-film networks. These internal resistors along with other internal resistors cause the DAC812 output, in any mode, to be a ratio-

metric product of the reference. The feedback resistor has very low power sensitivity so that linearity is maintained independent of digital code changes. Because this resistor is constructed on a sapphire network, it is possible to have both superior tracking and low capacitance. Figure 5 shows the DAC812 connected to an external op amp in unipolar and bipolar modes. When the op amp is a Burr-Brown model OPA600 it is possible to achieve settling times to  $\pm 0.1\%$  accuracy in 150nsec. Many of the output accuracy and linearity specifications are given when connected to an external op amp.

For highest speed operation, the DAC812 should be used without an external op amp. Figure 6 shows how to connect the DAC812 for bipolar and unipolar operation. Figure 7 illustrates how to connect the DAC812 to construct a fast A/D converter.




FIGURE 5. Bipolar and Unipolar Output Connections with External Op Amp.




FIGURE 6. Bipolar and Unipolar Output Connection with Resistor Load Only.




FIGURE 7. DAC812 Used in a Fast A/D Converter.



# DAC850 DAC851

\* For a /883B version of this product, see DAC870/883B in the Military Products section.

## Integrated Circuit DIGITAL-TO-ANALOG CONVERTER

### FEATURES



- **LOW COST HIGH RELIABILITY SINGLE-CHIP REPLACEMENT FOR DAC85 AND DAC87**
- **12-BIT RESOLUTION**
- **HIGH ACCURACY:  $\pm 1/2$ LSB max nonlinearity**  
 $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (DAC850)  
 $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  (DAC851)
- **GUARANTEED MONOTONICITY**
- **HERMETIC PACKAGES**
- **GUARANTEED SPECIFICATIONS WITH  $\pm 12\text{V}$  AND  $\pm 15\text{V}$  SUPPLIES**

### DESCRIPTION

The DAC850 and DAC851 are 12-bit single-chip (current output model) digital-to-analog converters for use in wide temperature high reliability applications.

The DAC850 and DAC851 are packaged in two hermetically-sealed packages. The DAC850 is specified with a linearity error of  $\pm 1/2$ LSB over  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  and the DAC851 has a linearity error of  $\pm 3/4$ LSB over  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Both converters have guaranteed monotonicity over their specification temperature range. The current output configuration of these D/A converters is a single-chip integrated circuit containing a subsurface zener reference diode, high-speed current switches, and laser-trimmed thin-film resistors.

The DAC850 and DAC851 provide output voltage ranges of  $\pm 2.5\text{V}$ ,  $\pm 5\text{V}$ ,  $\pm 10\text{V}$ ,  $0$  to  $+5$  and  $0$  to  $+10\text{V}$  (V models) or output current ranges of  $\pm 1.175\text{mA}$  or  $0$  to  $-2.35\text{mA}$  (I models).



Patents pending may apply upon the allowance and issuance of patents thereon. The product may also be covered in other countries by one or more international patents.

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 86-6491

# SPECIFICATIONS

## ELECTRICAL


At 25°C and  $\pm V_{CC} = 12V$  or  $15V$  unless otherwise noted.

MODEL	DAC850-CBI			DAC851-CBI			UNITS	
	MIN	TYP	MAX	MIN	TYP	MAX		
<b>INPUT</b>								
<b>DIGITAL INPUT</b>								
Resolution			12			12	Bits	
Logic Levels (LSTTL Compatible) <sup>1)</sup>								
Logic "1" (at +20 $\mu$ A)	+2		+5.5	+2		+5.5	VDC	
Logic "0" (at 0.36mA)	0		+0.8	0		+0.8	VDC	
<b>TRANSFER CHARACTERISTICS</b>								
<b>ACCURACY</b>								
Linearity Error		$\pm 1/4$	$\pm 1/2$		$\pm 1/4$	$\pm 1/2$	LSB	
Differential Linearity Error		$\pm 1/2$	+1, -3/4		$\pm 1/2$	+1, -3/4	LSB	
Gain Error <sup>(2)</sup>		$\pm 0.1$	$\pm 0.2$		$\pm 0.1$	$\pm 0.2$	%	
Offset Error <sup>(2)</sup>		$\pm 0.05$	$\pm 0.15$		$\pm 0.05$	$\pm 0.15$	% of FSR <sup>(3)</sup>	
Power Supply Sensitivity								
+15V and +5V Supplies		$\pm 0.0001$	$\pm 0.001$		$\pm 0.0001$	$\pm 0.001$	% of FSR/%V <sub>CC</sub>	
-15V Supply		$\pm 0.003$	$\pm 0.006$		$\pm 0.003$	$\pm 0.006$	% of FSR/%V <sub>CC</sub>	
<b>DRIFT<sup>(4)</sup></b> (over spec. temp range)								
Bipolar Drift								
(± full scale drift for the bipolar connection)		$\pm 5$	$\pm 17$		$\pm 15$	$\pm 30$	ppm of FSR/°C	
Total Error <sup>(5)</sup> : Unipolar		$\pm 0.1$	$\pm 0.20$		$\pm 0.15$	$\pm 0.30$	% of FSR	
Bipolar		$\pm 0.06$	$\pm 0.12$		$\pm 0.15$	$\pm 0.30$	% of FSR	
Gain		$\pm 10$	$\pm 20$		$\pm 10$	$\pm 25$	ppm/°C	
Offset: Unipolar		$\pm 1$	$\pm 3$		$\pm 1$	$\pm 3$	ppm of FSR/°C	
Bipolar		$\pm 5$	$\pm 10$		$\pm 5$	$\pm 15$	ppm of FSR/°C	
Differential Linearity (over spec. temp range)		$\pm 1/2$	$\pm 1$		$\pm 1/2$	$\pm 1$	LSB	
Linearity Error (over spec. temp. range)			$\pm 1/2$			$\pm 1/2$	LSB	
Monotonicity Temp. Range, min	-25		+85	-55		+125	°C	
<b>CONVERSION SPEED</b>								
V Model (settling time to $\pm 0.01\%$ of FSR)								
For FSR Change: 20V Range, 2k $\Omega$ Load		3	5		3	5	$\mu$ sec	
10V Range, 2k $\Omega$ Load		2.5	4		2.5	4	$\mu$ sec	
For 1LSB Change, Major Carry, 2k $\Omega$ Load		1.5			1.5		$\mu$ sec	
Slew Rate, 2k $\Omega$ Load	10	15		10	15		V/ $\mu$ sec	
I Model (settling time to $\pm 0.01\%$ of FSR)								
For FSR Change: 10 $\Omega$ to 100 $\Omega$ Load		300			300		nsec	
1k $\Omega$ Load		1			1		$\mu$ sec	
<b>OUTPUT</b>								
<b>ANALOG OUTPUT</b>								
V Model								
Ranges ( $\pm V_{CC} = 15V$ )		$\pm 2.5, \pm 5, \pm 10, 0$ to $+5, 0$ to $+10$				$\pm 2.5, \pm 5, \pm 10, 0$ to $+5, 0$ to $+10$		
Output Current <sup>(6)</sup>	$\pm 5$			$\pm 5$			V	
Output Impedance (DC)		0.05			0.05		mA	
Short Circuit to Common, Duration		Indefinite			Indefinite		$\Omega$	
I Model								
Ranges	$\pm 0.88,$ 0 to -1.76	$\pm 1.175,$ 0 to -2.35	$\pm 1.47,$ 0 to -2.94	$\pm 0.88,$ 0 to -1.76	$\pm 1.175,$ 0 to -2.35	$\pm 1.47,$ 0 to -2.94	mA	
Output Impedance: Bipolar	2.5	3.1	3.7	2.5	3.1	3.7	k $\Omega$	
Unipolar	5.8	7.2	8.6	5.8	7.2	8.6	k $\Omega$	
Compliance	-2.5		+2.5	-2.5		+2.5	V	
<b>POWER SUPPLIES AND REFERENCE</b>								
Reference Voltage Output	+6.23	+6.3	+6.37	+6.23	+6.3	+6.37	V	
Current (for external loads), Source	1.5	2.5		1.5	2.5		mA	
Temperature Coefficient of Drift		$\pm 10$	$\pm 20$		$\pm 10$	$\pm 25$	ppm/°C	
Power Supply Requirements: $\pm V_{CC}$	$\pm 11.4$	$\pm 15$	$\pm 16.5$	$\pm 11.4$	$\pm 15$	$\pm 16.5$	VDC	
V <sub>DD</sub> <sup>(7)</sup>	+4.5	+5	+16.5	+4.5	+5	+16.5	VDC	
Power Supply Drain: $\pm V_{CC}$ (no load)		+8, -20	+12, -25		+8, -20	+12, -25	mA	
V <sub>DD</sub> (logic supply)		+7	+10		+7	+10	mA	
<b>PHYSICAL CHARACTERISTICS</b>								
<b>TEMPERATURE RANGE</b>								
Specification	-25		+85	-55		+125	°C	
Storage	-65		+150	-65		+150	°C	
<b>PACKAGE</b>	24-pin hermetic DIP side-brazed ceramic, 28-terminal hermetic leadless chip carrier							

NOTES: (1) Adding external CMOS hex buffers CD 4094A/4050A will provide CMOS input compatibility. Refer to Logic Input Compatibility section. (2) Adjustable to zero with external trim potentiometer. (3) FSR means "Full Scale Range" and is 20V for  $\pm 10V$  range, 10V for  $\pm 5V$  range, etc. (4) To maintain drift spec, internal feedback resistors must be used for current output models. (5) Includes the effects of gain, offset and linearity drift. Gain and offset errors are adjusted to zero at  $+25^{\circ}C$ . (6) For operation of  $-V$  models with supply voltages of less than  $\pm 13VDC$ , load current must be limited to  $\pm 1mA$  max, at  $V_{out} = \pm 10V$ . (7) Power dissipation is an additional 100mW, max, when  $V_{DD}$  is operated at  $+15V$ .

## MECHANICAL

### DIP Package




DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.185	1.215	30.10	30.86
C	.105	.170	2.67	4.32
D	.015	.021	0.38	0.53
F	.035	.060	0.89	1.52
G	100 BASIC		2.54 BASIC	
H	.030	.070	0.76	1.78
J	.008	.012	0.20	0.30
K	.120	.240	3.05	6.10
L	600 BASIC		15.24 BASIC	
M	— 10°		— 10°	
N	.025	.060	0.64	1.52

NOTE:  
Metal Cap connected to  $-V_{CC}$  internally.

CASE: Ceramic  
MATING CONNECTOR:  
0245MC  
WEIGHT: 8.4 grams  
(0.3oz.)

### L Package




CASE: Ceramic  
CAP: Kovar, gold plated  
MATING CONNECTOR: 2802MC  
(adapts LCC package to 24-pin DIP DAC850/851 pinout.)  
WEIGHT: 0.76 grams (0.026 oz.)  
CONTACTS: Material and composition conform to Method 2003 (solderability) of MIL-STD-883 (except Paragraph 3.2, steam aging).


DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.442	.458	11.23	11.63
B	.442	.458	11.23	11.63
C	.084	.100	1.93	2.54
F	.022	.028	0.66	0.71
G	.060 BASIC		1.27 BASIC	
H	.008 TYP.		0.20R TYP.	

## CONNECTION DIAGRAMS

### Voltage Model



### Current Model



#### NOTES:

- DAC850/851 use a  $10M\Omega$  resistor. These models can replace the DAC85 which uses an  $18M\Omega$  resistor and the DAC87 which uses a  $33M\Omega$  resistor.
- Pin 16 of DAC850/851 is used only to connect the bipolar offset resistor. An external reference voltage may not be used with DAC850/851.


- If connected to  $+V_{CC}$ , which is permissible, power dissipation increases 75mW typ., 100mW max.
- For fastest settling time connect pins 19, 18, and 15 together.
- Values shown are for  $\pm 15V$  supplies. For supplies below  $\pm 13.5V$  use  $2.7M\Omega$  in place of  $3.9M\Omega$  and  $7.5M\Omega$  in place of  $10M\Omega$ .



## PIN ASSIGNMENTS (DIP PACKAGE)

I Models	Pin	V Models
(MSB) Bit 1	1	Bit 1 (MSB)
Bit 2	2	Bit 2
Bit 3	3	Bit 3
Bit 4	4	Bit 4
Bit 5	5	Bit 5
Bit 6	6	Bit 6
Bit 7	7	Bit 7
Bit 8	8	Bit 8
Bit 9	9	Bit 9
Bit 10	10	Bit 10
Bit 11	11	Bit 11
(LSB) Bit 12	12	Bit 12 (LSB)
Logic Supply, $V_{DD}$	13	Logic Supply, $V_{DD}$
$-V_{CC}$	14	$-V_{CC}$
$I_{OUT}$	15	$V_{OUT}$
Reference Input	16	Reference Input
Bipolar Offset	17	Bipolar Offset
Scaling Network	18	10V Range
Scaling Network	19	20V Range
Scaling Network	20	Summing Junction
Common	21	Common
$+V_{CC}$	22	$+V_{CC}$
Gain Adjust	23	Gain Adjust
6.3V Reference Out	24	6.3V Reference Out

## CONTACT ASSIGNMENTS



## DISCUSSION OF SPECIFICATIONS

### DIGITAL INPUT CODES

The DAC850 and DAC851 accept complementary binary digital input codes. They may be connected by the user for any one of three complementary codes; CSB, CTC, or COB (see Table I).

### ACCURACY

Linearity of a D/A converter is the true measure of its performance. The linearity error is specified over its entire temperature range. This means that the analog

TABLE I. Digital Input Codes.

DIGITAL INPUT	ANALOG OUTPUT		
	CSB Compl. Straight Binary	COB Compl. Offset Binary	CTC* Compl. Two's Compl.
MSB      LSB ↓        ↓ 000000000000 011111111111 100000000000 111111111111	+Full Scale +1/2 Full Scale Midscale -1LSB Zero	+Full Scale Zero -1LSB -Full Scale	-LSB -Full Scale +Full Scale Zero
*Invert the MSB of the COB code with an external inverter to obtain CTC code.			

output will not vary by more than  $\pm 1/2$ LSB, maximum, from an ideal straight line drawn between the end points (inputs all "1"s and all "0"s) over the specified temperature range.

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of  $\pm 1/2$ LSB means that the output voltage step sizes can range from  $1/2$ LSB to  $3/2$ LSB when the input changes from one adjacent input state to the next.

Monotonicity over the specification temperature range is guaranteed to insure that the analog output will increase or remain the same for increasing input digital codes.

### DRIFT

Gain drift is a measure of the change in the full scale range output over temperature expressed in parts per million per  $^{\circ}$ C (ppm/ $^{\circ}$ C). Gain drift is established by: 1) testing the end point differences at  $-25^{\circ}$ C,  $+25^{\circ}$ C, and  $+85^{\circ}$ C for the DAC850 and at  $-55^{\circ}$ C,  $+25^{\circ}$ C, and  $+125^{\circ}$ C for the DAC851; 2) calculating the gain error with respect to the  $+25^{\circ}$ C value and; 3) dividing by the temperature change. This is expressed in ppm/ $^{\circ}$ C.

Offset drift is a measure of the actual change in output with all "1"s on the input over the specification temperature range. The offset is measured at  $-25^{\circ}$ C,  $+25^{\circ}$ C, and  $+85^{\circ}$ C for the DAC850 and at  $-55^{\circ}$ C,  $+25^{\circ}$ C, and  $+125^{\circ}$ C for the DAC851. The maximum change in offset is referenced to the offset at  $+25^{\circ}$ C and is divided by the temperature change. This drift is expressed in parts per million of full scale range per  $^{\circ}$ C (ppm of FSR/ $^{\circ}$ C).

### SETTLING TIME

Settling time is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 1).

Voltage Output Models: Three settling times are specified to  $\pm 0.01\%$  of full scale range (FSR): two for maximum full scale range changes of 20V and 10V, and one for a 1LSB change. The 1LSB change is measured at the major carry (0111...11 to 1000...00), the point at which the worst-case settling time occurs.

Current Output Models: Two settling times are specified to  $\pm 0.01\%$  of FSR. Each is given for current models




FIGURE 1. Full Scale Range Settling Time vs Final Value Error Band.

connected with two different resistive loads:  $10\Omega$  to  $100\Omega$  and  $1000\Omega$ . Internal resistors are provided for connecting a nominal load resistance of approximately  $1000\Omega$  for output voltage ranges of  $\pm 1V$  and  $0$  to  $-2V$ .

### COMPLIANCE

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy. The maximum compliance voltage of all current output models is  $+2.5V$  to  $-2.5V$ .

### POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR per percent of change in either the positive, negative, or logic supplies about the nominal power supply voltages (see Figure 2).




FIGURE 2. Power Supply Rejection vs Power Supply Ripple.

### REFERENCE SUPPLY

All models are supplied with an internal  $6.3V$  reference

voltage supply. This voltage (pin 24) has a tolerance of  $\pm 1\%$  and must be connected to the Reference Input (pin 16) for specified operation. This reference may be used externally also. The external current drain is limited to sourcing  $2.5mA$  up to  $+85^\circ C$  and  $1mA$  up to  $+125^\circ C$  not including current required by the bipolar offset circuit. An external buffer amplifier is recommended if this reference will be used to drive other system components because variations in a load driven from the reference will result in bipolar offset variations of the D/A converter. Gain and bipolar offset adjustments should be made under constant load conditions.

## INSTALLATION AND OPERATING INSTRUCTIONS

### POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagrams. These capacitors ( $1\mu F$  tantalum or electrolytic recommended) should be located close to the case. Electrolytic capacitors, if used, should be paralleled with  $0.01\mu F$  ceramic capacitors for best high frequency performance. The metal cap on the top of the package is connected internally to  $-V_{CC}$ .

### EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external offset and gain potentiometers. Connect these potentiometers as shown in the Connection Diagrams and adjust as described below. TCR of the potentiometers should be  $100ppm/^\circ C$  or less. The  $3.9M\Omega$  and  $10M\Omega$  resistors (20% carbon or better) should be located close to the case to prevent noise pickup. For operation with supplies of less than  $\pm 13.5V$ , use  $2.7M\Omega$  and  $7.5M\Omega$  resistors in place of the  $3.9M\Omega$  and  $10M\Omega$  resistors, respectively. If it is not convenient to use these high value resistors, an equivalent "T" network, as shown in Figure 3, may be substituted in each case. Figures 4 and 5 illustrate the relationship of offset and main adjustments to unipolar and bipolar D/A converter output.

Offset Adjustment: For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the offset potentiometer for zero output.

For bipolar (COB, CTC) configurations, apply the digital input code that should produce the maximum negative output voltage and adjust the Offset poten-




FIGURE 3. Equivalent Resistances.




FIGURE 4. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.




FIGURE 5. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

tiometer for minus full scale voltage. Example: If the Full Scale Range is connected for 20V, the maximum negative output voltage is -10V. See Table II for corresponding codes and the Connection Diagrams for offset adjustment connections.

**Gain Adjustment:** For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the gain potentiometer for this positive full scale voltage. See Table II for positive full scale voltages and the Connection Diagrams for gain adjustment connections.

TABLE II. Digital Input/Analog Output.

DIGITAL INPUT	ANALOG OUTPUT			
	VOLTAGE		CURRENT	
MSB LSB	0 to +10V	+10V	0 to -2mA	±1mA
000000000000	+9.9976V	+9.9951V	-1.9995mA	-0.9995mA
011111111111	+5.0000V	0.0000V	-1.0000mA	0.0000mA
100000000000	+4.9976V	-0.0049V	-0.9995mA	+0.0005mA
111111111111	0.0000V	-10.0000V	0.0000mA	+1.0000mA
One LSB	2.44mV	4.88mV	0.488μA	0.488μA

To obtain values for other binary ranges:  
 0 to -5V range divide 0 to +10V range values by 2.  
 ±5V range: divide ±10V range values by 2.  
 ±2.5V range: divide ±10V range values by 4.

## VOLTAGE OUTPUT MODELS

### Output Range Connections

Internal scaling resistors provided in the DAC850 may be connected to produce bipolar output voltage ranges of ±10V, ±5V or ±2.5V or unipolar output voltage ranges of 0 to +5V or 0 to +10V. See Figure 6.




FIGURE 6. Output Amplifier Voltage Range Scaling Circuit.

Gain and offset drift are minimized because of the thermal tracking of the scaling resistors with other device components. Connections for various output voltage ranges are shown in Table III. Settling time for a full scale range change is specified as 3μsec for the 20 volt range and 2.5μsec for the 10 volt range.

TABLE III. Output Voltage Range Connections - Voltage Model.

Output Range	Digital Input Codes	Connect Pin 15 to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
±10	COB or CTC	19	20	15	24
±5	COB or CTC	18	20	NC	24
±2.5V	COB or CTC	18	20	20	24
0 to +10V	CSB	18	21	NC	24
0 to +5V	CSB	18	21	20	24

## CURRENT OUTPUT MODELS

The resistive scaling network and equivalent output circuit of the current model differ from the voltage model and are shown in Figures 7 and 8. It is important to note that there is a relationship between the tolerances of the current source and the scaling resistors. The magnitude of the tolerance tracks very closely but with opposite sign. The tolerance of the internal resistance of the converter (7.2kΩ unipolar, 3.07kΩ bipolar) tracks the tolerance of the scaling resistors in sign and approximately proportion-




FIGURE 7. Internal Scaling Resistors.

ately in magnitude. That is, if the scaling resistors are high by 10%, the internal impedance is high by about 8%. Internal scaling resistors (Figure 7) are provided to scale an external op amp or to configure load resistors for a low drift direct voltage output. These connections are described in the following sections.

If the internal resistors are not used for voltage scaling, external  $R_L$  (or  $R_F$ ) resistors should have a TCR of ±25ppm/°C or less to minimize drift. This will typically add ±50ppm/°C plus the TCR of  $R_L$  (or  $R_F$ ) to the total drift.




FIGURE 8. Current Output Model Equivalent Output Current.

### Driving a Resistive Load Unipolar

A load resistance,  $R_L = R_{LI} + R_{LS}$ , connected as shown in Figure 9 will generate a voltage range,  $V_{OUT}$ , determined by:

$$V_{OUT} = -2.35\text{mA} \left( \frac{R_L \times 7.2\text{k}\Omega}{R_L + 7.2\text{k}\Omega} \right)$$




FIGURE 9. Current Output Model Equivalent Circuit Connected for Unipolar Voltage Output with Resistive Load.

To achieve specified drift, connect the internal scaling resistor ( $R_{LI}$ ) as shown to an external metal film trim resistor ( $R_{LS}$ ) to provide full scale output voltage range of 0 to -2V. Tolerances on internal equivalent resistors are wide.  $R_{LS}$  will have to be selected for each unit.

### Driving a Resistive Load Bipolar

The equivalent output circuit for a bipolar output voltage range is shown in Figure 10,  $R_L = R_{LI} + R_{LS}$ .  $V_{OUT}$  is determined by:

$$V_{OUT} = \pm 1.175\text{mA} \left( \frac{R_L \times 3.17\text{k}\Omega}{R_L + 3.17\text{k}\Omega} \right)$$

To achieve specified drift, connect the 1.71kΩ and 2.55kΩ internal scaling resistors in parallel ( $R_{LI}$ ) and add an external metal film resistor ( $R_{LS}$ ) in series to obtain a full scale output range of ±1V. The tolerances on the equivalent internal resistors are wide.  $R_{LS}$  will have to be selected for each unit.

### Driving An External Op Amp

The current output model will drive the summing junction of an op amp used as a current-to-voltage converter to produce an output voltage (see Figure 11).




FIGURE 10. Current Output Model Connected for Bipolar Output Voltage with Resistive Load.




FIGURE 11. External Op Amp - Using Internal Feedback Resistors.

$$V_{OUT} = I_{OUT} \times R_F$$

where  $I_{OUT}$  is the output current and  $R_F$  is the feedback resistor. Using the internal feedback resistors of the current output model provides output voltage ranges the same as the voltage model. To obtain the desired output voltage range when connecting an external op amp, refer to Table IV.

TABLE IV. Voltage Range of Current Output D/A Converter.

Output Range	Digital Input Codes	Connect (A) to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
±10V	COB or CTC	19	15	(A)	24
±5V	COB or CTC	18	15	NC	24
±2.5V	COB or CTC	18	15	15	24
0 to +10V	CSB	18	21	NC	24
0 to +5V	CSB	18	21	15	24



# DAC1200KP-V

FOR COMMERCIAL APPLICATIONS

## Integrated Circuit 12-Bit Resolution DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- COMPLETE D/A CONVERTER:  
INTERNAL REFERENCE  
 $\pm 10V$  OUTPUT OPERATIONAL AMPLIFIER
- MONOTONICITY GUARANTEED  $0^{\circ}C$  TO  $+70^{\circ}C$
- SETTling TIME  $7\mu sec$ , MAX
- $\pm 12V$  to  $\pm 15V$  POWER SUPPLY OPERATION
- 24-PIN MOLDED PLASTIC DIP


### DESCRIPTION

The low price of DAC1200KP-V makes this 12-bit resolution D/A converter the best value available for commercial applications.

The DAC1200 offers TTL input compatibility, guaranteed monotonicity over  $0^{\circ}C$  to  $+70^{\circ}C$  and settling time of  $7\mu sec$  maximum. It comes complete with internal reference and output operational amplifier.

This precision component is made possible using Burr-Brown's proprietary monolithic integrated circuit process which has been optimized for converter circuits. A stable subsurface reference zener, laser-trimmed thin-film ladder resistors, and high speed current switches combine to give superior performance over the rated temperature range.

DAC1200 is priced and specified for applications where high resolution and monotonicity are the key application parameters and where tightly specified performance over temperature is not required. Because of the low price, it is feasible to use a 12-bit D/A converter for new applications in communications systems, control systems, medical systems, electronic games and personal computer peripherals.



# SPECIFICATIONS

## ELECTRICAL

Typical at +25°C and  $\pm V_{CC} = 12V$  or  $15V$ ,  $V_{DD} = +5V$  unless otherwise noted.

MODEL	DAC1200KP-V	UNITS
<b>INPUTS</b>		
<b>DIGITAL INPUTS</b>		
Input Code <sup>(1)</sup>	CSB, COB	
Resolution	12	Bits
Digital Logic Inputs <sup>(2)</sup>		
$V_{IH}$ , min to max	+2.4 to $+V_{DD}$	V
$V_{IL}$ , min to max	0 to +0.8	V
$I_{IH}$ , $V_i = +2.7V$ , max	+20	$\mu A$
$I_{IL}$ , $V_i = +0.4V$ , max	-400	$\mu A$
<b>TRANSFER CHARACTERISTICS</b>		
<b>ACCURACY</b>		
Linearity Error, max <sup>(3)</sup>	$\pm 0.018$	% of FSR <sup>(4)</sup>
Differential Linearity Error, max	$\pm 0.024$	% of FSR
Gain Error, max <sup>(5)(6)</sup>	$\pm 0.3$	%
Unipolar Offset Error <sup>(6)(7)</sup>	$\pm 20$	mV
Bipolar Offset Error, max <sup>(5)(8)</sup>	$\pm 40$	mV
Monotonicity Over 0°C to +70°C <sup>(9)</sup>	12	Bits
Sensitivity of Gain to Power Supply Variations:		
+ $V_{CC}$ and - $V_{CC}$	$\pm 0.003$	% of FSR/% $V_{CC}$
$V_{DD}$	$\pm 0.0002$	% of FSR/% $V_{DD}$
<b>TEMPERATURE COEFFICIENTS</b>		
Gain	$\pm 10$	ppm/°C
Bipolar Offset	$\pm 8$	ppm of FSR/°C
<b>SETTLING TIME</b> to $\pm 0.012\%$ of FSR <sup>(10)</sup>		
20V Step and 2k $\Omega$ Load, max	7	$\mu sec$
<b>OUTPUT</b>		
<b>ANALOG OUTPUT</b>		
Voltage Range, min	$\pm 2.5, \pm 5, \pm 10, \pm 5, +10$	V
Current, min <sup>(11)(12)</sup>	$\pm 5$	mA
Impedance	0.05	$\Omega$
<b>REFERENCE OUTPUT</b>		
Voltage <sup>(13)</sup>	+6.3	$V_{DD}$
Source Current Available for External Loads, max	+1.5	mA
Temperature Coefficient	$\pm 10$	ppm/°C
<b>POWER SUPPLY REQUIREMENTS</b>		
<b>RATED VOLTAGE</b>		
+ $V_{CC}$ /- $V_{CC}$ <sup>(14)</sup>	+15/-15	V
$V_{DD}$ <sup>(15)</sup>	+5	V
<b>CURRENT</b> (no load), max <sup>(16)</sup>		
+ $V_{CC}$ /- $V_{CC}$	+12/-25	mA
$V_{DD}$	+10	mA
<b>TEMPERATURE RANGE</b>		
For parameters specified over temp, min to max	0 to +70	°C
Storage, min to max	-60 to +100	°C

NOTES: (1) CSB = Complementary Straight Binary (unipolar), COB = Complementary Offset Binary (bipolar). (2) Digital inputs are TTL-compatible for  $V_{DD}$  over the range of +4.5V to  $+V_{CC}$ . Digital input specs are guaranteed over 0°C to +70°C. These specs are tested at 25°C only. (3)  $\pm 0.018\%$  of FSR is 3/4LSB at 12 bits. (4) FSR means Full Scale Range and is 20V for a  $\pm 10V$  range. (5) Adjustable to zero with external potentiometer. (6) Adjusting the Gain Adjust potentiometer rotates the transfer function about 0V for unipolar operation and about minus full scale (-FS) for bipolar operation. (7) Error at input code  $FFF_H$  for unipolar operation (output at 0V). (8) Error at input code  $FFF_H$  for bipolar operation (output at minus full scale, -FS). (9) Guaranteed. Tested at 25°C only. (10) Guaranteed. Not tested. (11) For operation with supply voltages of less than  $\pm 13V$ , load current must be limited to 1mA. (12) Output may be indefinitely shorted to Common without damage. (13) Tolerance is  $\pm 5\%$ . (14) Range of operation is  $\pm 11.4V$  to  $\pm 16.5V$ . (15)  $V_{DD}$  may be operated up to  $+V_{CC}$ . Digital input logic threshold remains at +1.4V over the  $V_{DD}$  range. (16) Typical power supply currents are about 70% of the maximum.

## ABSOLUTE MAXIMUM RATINGS


+ $V_{CC}$ to Common	0 to +18V
- $V_{CC}$ to Common	0 to -18V
$V_{DD}$ to Common	0 to +7V
Digital Inputs (pins 1-12) to Common	-0.4V to +18V
External Voltage Applied to Range Resistors	$\pm 12V$
REF OUT	Indefinite short to Common
External Voltage Applied to Analog Output	-5V to +5V
Power Dissipation	1000mW
Operating Temperature	0 to +70°C
Storage Temperature	-60°C to +100°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## PIN ASSIGNMENTS

Pin	Description	Pin	Description
1	Bit 1 (MSB)	13	Logic Supply, $V_{DD}$
2	Bit 2	14	- $V_{CC}$
3	Bit 3	15	$V_{OUT}$
4	Bit 4	16	Reference Input
5	Bit 5	17	Bipolar Offset
6	Bit 6	18	10V Range
7	Bit 7	19	20V Range
8	Bit 8	20	Summing Junction
9	Bit 9	21	Common
10	Bit 10	22	+ $V_{CC}$
11	Bit 11	23	Gain Adjust
12	Bit 12 (LSB)	24	6.3V Reference Out


## CONNECTION DIAGRAM



Output Voltage Range Connections					
Output Range	Digital Input Codes	Connect Pin 15 to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
$\pm 10$	COB	Pin 15 to	20	15	24
$\pm 5$	COB	18	20	NC	24
$\pm 2.5V$	COB	18	20	20	24
0 to +10V	CSB	18	21	NC	24
0 to +5V	CSB	18	21	20	24

NOTES: (1) Pin 16 is used only to connect the bipolar offset resistor. An external reference voltage may not be used. (2) If connected to  $+V_{CC}$ , which is permissible, power dissipation increases 75mW typ, 100mW max. (3) Values shown are for  $\pm 15V$  supplies. For supplies below  $\pm 13.5V$  use 2.7M $\Omega$  in place of 3.9M $\Omega$  and 7.5M $\Omega$  in place of 10M $\Omega$ .

## MECHANICAL



## INSTALLATION AND OPERATING INSTRUCTIONS

### POWER SUPPLY CONNECTIONS

**Decoupling:** For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagrams. These capacitors (1 $\mu$ F to 10 $\mu$ F tantalum) should be located close to the DAC1200.

### $\pm 12$ V OPERATION

The DAC1200 is fully specified for operation on  $\pm 12$ V power supplies. However, to use the  $\pm 10$ V and 0 to +10V ranges of the voltage output models, the power supplies must be  $\pm 13$ V or greater. All other voltage output ranges and all current output ranges provide satisfactory operation with  $\pm 11.4$ V supplies. The supplies should be balanced to obtain optimum performance.

### EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and Gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in the connection diagrams and adjust as described below. TCR of the potentiometers should be 100ppm/ $^{\circ}$ C or less. The 3.9M $\Omega$  and 10M $\Omega$  resistors (20% carbon or better) should be located close to the DAC1200 to prevent noise pick-up. For operation with

supplies of less than  $\pm 13.5$ V, use 2.7M $\Omega$  and 7.5M $\Omega$  resistors in place of the 3.9M $\Omega$  and 10M $\Omega$  resistors, respectively. If it is not convenient to use these high value resistors, an equivalent "T" network, as shown in Figure 1, may be substituted in each case. The Gain Adjust (pin 23) is a high impedance point and a 0.001 $\mu$ F to 0.01 $\mu$ F ceramic capacitor should be connected from this pin to Common (pin 21) to reduce noise pick-up. Figures 2 and 3 illustrate the relationship of Offset and Gain adjustments to unipolar and bipolar D/A converter output.




FIGURE 1. Equivalent Resistances.




FIGURE 2. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.




FIGURE 3. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

**Offset Adjustment:** For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the Offset potentiometer for zero output.

For bipolar (COB, CTC) configurations, apply the digital input code that should produce the maximum negative output voltage and adjust the Offset potentiometer for minus full-scale voltage. Example: If the Full Scale Range is connected for 20V, the maximum negative output voltage is -10V. See Table I for corresponding codes. Offset should be adjusted before gain.

**Gain Adjustment:** For either unipolar or bipolar configurations, apply the digital input that should give the

maximum positive voltage output. Adjust the Gain potentiometer for this positive full-scale voltage. See Table I for positive full-scale voltages.

TABLE I. Digital Input/ Analog Output.

Digital Input		Analog Output	
MSB	LSB	0 to +10V	±10V
0	000000000000	+9.9976V	+9.9951V
1	011111111111	+5.0000V	0.0000V
2	100000000000	+4.9976V	-0.0049V
3	111111111111	0.0000V	-10.0000V
	One LSB	2.44mV	4.88mV

To obtain values for other ranges:

0 to +5V range: divide 0 to +10V range values by 2.

±5V range: divide ±10V range values by 2.

±2.5V range: divide ±10V range values by 4.





# DAC1201KP

FOR COMMERCIAL APPLICATIONS

## Monolithic Microprocessor-Compatible 12-Bit Resolution DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- COMPLETE D/A CONVERTER:  
INTERNAL REFERENCE  
 $\pm 10V$  OUTPUT OPERATIONAL AMPLIFIER
- MICROPROCESSOR INTERFACE LOGIC FOR A 4-, 8-,  
12- OR 16-BIT BUS
- MONOTONICITY GUARANTEED  $0^{\circ}C$  TO  $+70^{\circ}C$
- SETTLING TIME  $7\mu sec$ , MAX
- $\pm 12V$  TO  $\pm 15V$  POWER SUPPLY OPERATION
- 28-PIN MOLDED PLASTIC DIP

### DESCRIPTION


The low price of DAC1201KP makes this 12-bit resolution D/A converter the best value available for commercial applications requiring a microprocessor interface.

The DAC1201 features microprocessor interface logic, TTL input compatibility, guaranteed monotonicity over  $0^{\circ}C$  to  $+70^{\circ}C$  and settling time of  $7\mu sec$  maximum.

The interface logic is partitioned in 4-bit nibbles permitting 4-, 8-, 12- and 16-bit bus interface connections for right- or left-justified input words. Dual rank latches permit flexible timing operations for microprocessor control of the DAC1201.

This precision component is made possible using Burr-Brown's proprietary monolithic integrated circuit process which has been optimized for converter circuits. A stable subsurface reference zener, laser-trimmed thin-film ladder resistors, and high speed current switches combine to give superior performance over the rated temperature range.

DAC1201 is priced and specified for applications where high resolution and monotonicity are the key application parameters and where tightly specified performance over temperature is not required. Because of the low price, it is feasible to use this 12-bit D/A converter for new applications in communications systems, electronic controllers, medical instrumentation, electronic games and personal computer peripherals.



# SPECIFICATIONS

## ELECTRICAL

Typical at +25°C and  $\pm V_{CC} = 12V$  or  $15V$ ,  $V_{DD} = +5V$  unless otherwise noted.

MODEL	DAC1201KP	UNITS
<b>INPUTS</b>		
<b>DIGITAL INPUTS</b>		
Input Code <sup>(1)</sup>	USB, BOB	
Resolution	12	Bits
Digital Logic Inputs <sup>(2)</sup> :		
$V_{IH}$ , min to max	+2.4 to + $V_{CC}$	V
$V_{IL}$ , min to max	0 to +0.8	V
$I_{IH}$ , $V_I = +2.7V$ , max	+20	$\mu A$
$I_{IL}$ , $V_I = +0.4V$ , max	$\pm 30$	$\mu A$
<b>TRANSFER CHARACTERISTICS</b>		
<b>ACCURACY</b>		
Linearity Error, max <sup>(3)</sup>	$\pm 0.018$	% of FSR <sup>(4)</sup>
Differential Linearity Error, max	$\pm 0.024$	% of FSR
Gain Error, max <sup>(5)(6)</sup>	$\pm 0.3$	%
Unipolar Offset Error <sup>(5)(7)</sup>	$\pm 20$	mV
Bipolar Offset Error, max <sup>(5)(8)</sup>	$\pm 40$	mV
Monotonicity Over 0°C to +70°C <sup>(9)</sup>	12	Bits
Sensitivity of Gain to Power Supply Variations:		
+ $V_{CC}$ and - $V_{CC}$	$\pm 0.002$	% of FSR/% $V_{CC}$
$V_{DD}$	$\pm 0.006$	% of FSR/% $V_{DD}$
<b>TEMPERATURE COEFFICIENTS</b>		
Gain	$\pm 10$	ppm/°C
Bipolar Zero <sup>(10)</sup>	$\pm 6$	ppm of FSR/°C
<b>SETTLING TIME</b> (to $\pm 0.012\%$ of FSR <sup>(11)</sup> )		
20V step and 2k $\Omega$ load, max	7	$\mu sec$
<b>OUTPUT</b>		
<b>ANALOG OUTPUT</b>		
Voltage Range, min <sup>(12)</sup>	$\pm 5, \pm 10, +10$	V
Current, min <sup>(13)</sup>	$\pm 5$	mA
Impedance	0.2	$\Omega$
<b>REFERENCE OUTPUT</b>		
Voltage <sup>(14)</sup>	+6.3	V
Source Current Available for External Loads, max	+1.5	mA
Temperature Coefficient	$\pm 10$	ppm/°C
<b>POWER SUPPLY REQUIREMENTS</b>		
<b>RATED VOLTAGE</b>		
+ $V_{CC}$ /- $V_{CC}$ (15)(16)	+15/-15	V
$V_{DD}$ <sup>(17)</sup>	+5	V
<b>CURRENT</b> (no load), max <sup>(18)</sup>		
+ $V_{CC}$ /- $V_{CC}$	+25/-35	mA
$V_{DD}$	+15	mA
<b>TEMPERATURE RANGE</b>		
For parameters specified over temp, min to max	0 to +70	°C
Storage, min to max	-60 to +100	°C

NOTES: (1) USB = Unipolar Straight Binary, BOB = Bipolar Offset Binary. (2) Digital inputs are TTL-compatible for  $V_{DD}$  over the range of +4.5V to 5.5V. Digital input specs are guaranteed over 0°C to +70°C. The specs are tested at 25°C only. (3)  $\pm 0.018\%$  of FSR is 3/4LSB for 12 bits. (4) FSR means Full-Scale Range and is 20V for a  $\pm 10V$  range. (5) Adjustable to zero with external potentiometer. (6) Adjusting the Gain Adjust potentiometer rotates the transfer function about 0V for unipolar operation and about minus full scale (-FS) for bipolar operation. (7) Error at input code 000<sub>H</sub> for unipolar operation (output at 0V). (8) Error at input code 000<sub>H</sub> for bipolar operation (output at minus full scale, -FS). (9) Guaranteed. Tested at 25°C only. (10) Drift at 0V output for bipolar operation (input code 100<sub>H</sub>). (11) Guaranteed. Not tested. (12) Minimum supply voltage required for  $\pm 10V$  output swing  $\pm 13.5V$ . Output swing for  $\pm 11.4V$  supplies is at least -8V to +8V. (13) Output may be indefinitely shorted to Common without damage. (14) Tolerance is  $\pm 5\%$ . (15) The maximum voltage separation between ACOM and DCOM without affecting accuracy is  $\pm 0.5V$ . (16) Range


of operation is  $\pm 11.4V$  to  $\pm 16.5V$ . (17) Range of operation is +4.5V to +5.5V. (18) Typical power supply currents are approximately 70% of the maximum.

## ABSOLUTE MAXIMUM RATINGS



+ $V_{CC}$ to ACOM	0 to +18V
- $V_{CC}$ to ACOM	0 to -18V
$V_{DD}$ to DCOM	0 to +7V
$V_{DD}$ to ACOM	$\pm 7V$
ACOM to DCOM	$\pm 7V$
Digital Inputs (pins 2-14, 16-19) to DCOM	-0.4V to +18V
External Voltage Applied to 10V Range Resistor	$\pm 12V$
REF OUT	Indefinite short to ACOM
External Voltage Applied to Analog Output	-5V to +5V
Power Dissipation	1000mW
Operating Temperature	0°C to +70°C
Storage Temperature	-60°C to +100°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## MECHANICAL



## TIMING DIAGRAMS



Digital Interface Timing Over Temperature Range:

$t_{WP}$ , $\overline{WR}$ pulse width, min	50nsec
$t_{LW1}$ , $\overline{N_A}$ and $\overline{LDAC}$ valid to end of $\overline{WR}$ , min	50nsec

$t_{DV}$ , data valid to end of $\overline{WR}$ , min	80nsec
$t_{DH}$ , data valid hold time, min	0nsec

## PIN NOMENCLATURE

PIN	NAME	FUNCTION	PIN	NAME	FUNCTION
1	$V_{DD}$	Logic Supply, +5V	14	$D_4$	DATA, Bit 5
2	$\overline{WR}$	WRITE, command signal to load latches. Logic low loads latches.	15	DCOM	DIGITAL COMMON, $V_{DD}$ supply return
3	$\overline{LDAC}$	LOAD D/A CONVERTER, enables $\overline{WR}$ to load the D/A latch. Logic low enables.	16	$D_0$	DATA, Bit 1, LSB
4	$\overline{N_A}$	NYBBLE A, enables $\overline{WR}$ to load input latch A (the most significant nybble). Logic low enables.	17	$D_1$	DATA, Bit 2
5	$\overline{N_B}$	NYBBLE B, enables $\overline{WR}$ to load input latch B. Logic low enables.	18	$D_2$	DATA, Bit 3
6	$\overline{N_C}$	NYBBLE C, enables $\overline{WR}$ to load input latch C (the least significant nybble). Logic low enables.	19	$D_3$	DATA, Bit 4
7	$D_{11}$	DATA, Bit 12, MSB, positive true.	20	$+V_{CC}$	Analog Supply Input, +15V or +12V
8	$D_{10}$	DATA, Bit 11	21	$-V_{CC}$	Analog Supply Input, -15V or -12V
9	$D_9$	DATA, Bit 10	22	GAIN ADJ	To externally adjust gain
10	$D_8$	DATA, Bit 9	23	ACOM	ANALOG COMMON, $\pm V_{CC}$ supply return
11	$D_7$	DATA, Bit 8	24	$V_{out}$	D/A converter voltage output
12	$D_6$	DATA, Bit 7	25	10V RANGE	Connect to pin 24 for 10V Range
13	$D_5$	DATA, Bit 6	26	SJ	SUMMING JUNCTION of output amplifier
			27	BPO	BIPOLAR OFFSET. Connect to pin 26 for Bipolar Operation
			28	REF OUT	6.3V reference output




FIGURE 1. DAC1201 Block Diagram.

## OPERATION

### INTERFACE LOGIC

Input latches A, B, and C hold data temporarily while a complete 12-bit word is assembled before loading into the D/A register. This double-buffered organization prevents the generation of spurious analog output values. Each register is independently addressable.

These input latches are controlled by  $\overline{N_A}$ ,  $\overline{N_B}$ ,  $\overline{N_C}$  and  $\overline{WR}$ .  $\overline{N_A}$ ,  $\overline{N_B}$ , and  $\overline{N_C}$  are internally NORed with  $\overline{WR}$  so that the input latches transmit data when both  $\overline{N_A}$  (or  $\overline{N_B}$ ,  $\overline{N_C}$ ) and  $\overline{WR}$  are at logic "0". When either  $\overline{N_A}$  (or  $\overline{N_B}$ ,  $\overline{N_C}$ ) or  $\overline{WR}$  goes to logic "1", the input data is latched into the input registers and held until both  $\overline{N_A}$  (or  $\overline{N_B}$ ,  $\overline{N_C}$ ) and  $\overline{WR}$  go to logic "0".

The D/A latch is controlled by  $\overline{LDAC}$  and  $\overline{WR}$ .  $\overline{LDAC}$  and  $\overline{WR}$  are internally NORed so that the latches

transmit data to the D/A switches when both  $\overline{\text{LDAC}}$  and  $\overline{\text{WR}}$  are at logic "0". When either  $\overline{\text{LDAC}}$  or  $\overline{\text{WR}}$  are at logic "1", the data is latched in the D/A latch and held until  $\overline{\text{LDAC}}$  and  $\overline{\text{WR}}$  go to logic "0".

All latches are level-triggered. Data present when the control signals are logic "0" will enter the latch. When any one of the control signals returns to logic "1", the data is latched. A truth table for all latches is given in Table I.

TABLE I. DAC1201 Interface Logic Truth Table.

WR	N <sub>a</sub>	N <sub>b</sub>	N <sub>c</sub>	LDAC	Operation
1	X	X	X	X	No Operation
0	0	1	1	1	Enables Input Latch 4MSBs
0	1	0	1	1	Enables Input Latch 4 Middle Bits
0	1	1	0	1	Enables Input Latch 4LSBs
0	1	1	1	0	Loads D/A Latch From Input Latches
0	0	0	0	0	All Latches Transparent

"X" = Don't Care.

### GAIN AND OFFSET ADJUSTMENTS

Figures 2 and 3 illustrate the relationship of Offset and Gain adjustments to unipolar and bipolar D/A converter output.




FIGURE 2. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.




FIGURE 3. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

### OFFSET ADJUSTMENT

For unipolar (USB) configurations, apply the digital input code that should produce zero voltage output and adjust the Offset potentiometer for zero output. For bipolar (BOB, BTC) configurations, apply the digital input code that should produce the maximum negative output voltage and adjust the Offset potentiometer for minus full scale voltage. Example: If the Full Scale

Range is connected for 20V, the maximum negative output voltage is  $-10\text{V}$ . See Table II for corresponding codes.

TABLE II. Digital Input/Analog Output,  $\pm V_{CC} = \pm 15\text{V}$ .

Digital Input 12-Bit Resolution MSB    LSB ↓           ↓ 111111111111 100000000000 011111111111 000000000000 1LSB	Analog Output		
	0 to +10V	$\pm 5\text{V}$	$\pm 10\text{V}$
111111111111	+9.9976V	+4.9976V	+9.9951V
100000000000	+5.0000V	0.0000V	0.0000V
011111111111	+4.9976V	-0.0024V	-0.0049V
000000000000	0.0000V	-5.0000V	-10.0000V
1LSB	2.44mV	2.44mV	4.88mV

### GAIN ADJUSTMENT

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the Gain potentiometer for this positive full scale voltage. See Table II for positive full scale voltages.

### $\pm 12\text{V}$ OPERATION

The DAC1201 is fully specified for operation on  $\pm 12\text{V}$  power supplies. However, in order for the output to swing to  $\pm 10\text{V}$ , the power supplies must be  $\pm 13.5\text{V}$  or greater. When operating with  $\pm 12\text{V}$  supplies, the output swing should be restricted to  $\pm 8\text{V}$  in order to meet specifications.

## INSTALLATION

### POWER SUPPLY CONNECTIONS

Decoupling: For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram, Figure 4.




FIGURE 4. Power Supply, Gain, and Offset Potentiometer Connections.

These capacitors ( $1\mu\text{F}$  to  $10\mu\text{F}$  tantalum recommended) should be located close to the DAC1201.

The DAC1201 features separate digital and analog power supply returns to permit optimum connections for low noise and high speed performance. The Analog Common (pin 23) and Digital Common (pin 15) should be connected together at one point. Separate returns minimize current flow in low level signal paths if properly connected. Logic return currents are not added into the analog signal return path. A  $\pm 0.5\text{V}$  difference between ACOM and DCOM is permitted for specified operation. High frequency noise on DCOM with respect to ACOM may permit noise to be coupled through to the analog output; therefore, some caution is required in applying these common connections.

The Analog Common is the high quality return for the D/A converter and should be connected directly to the analog reference point of the system. The load driven by the output amplifier should be returned to the Analog Common.

#### EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and Gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in Figure 4. TCR of the potentiometers should be  $100\text{ppm}/^\circ\text{C}$  or less. The  $1.0\text{M}\Omega$  and  $3.9\text{M}\Omega$  resistors (20% carbon or better) should be located close to the DAC1201 to prevent noise pick-up. If it is not convenient to use these high value resistors, and equivalent "T" network, as shown in Figure 5, may be substituted in each case. The Gain Adjust (pin 22) is a high impedance point and a  $0.001\mu\text{F}$  to  $0.01\mu\text{F}$  ceramic capacitor should be connected from this pin to Analog Common to reduce noise pick-up in all applications, including those not employing external gain adjustment.

#### OUTPUT RANGE CONNECTIONS

Internal scaling resistors provided in the DAC1201 may be connected to produce bipolar output voltage ranges of  $\pm 10\text{V}$  and  $\pm 5\text{V}$  or unipolar output voltage range of 0

to  $+10\text{V}$ . The  $20\text{V}$  range ( $\pm 10\text{V}$  bipolar range) is internally connected. Refer to Figure 6. Connections for the output ranges are listed in Table III.




FIGURE 5. Equivalent Resistances.




FIGURE 6. Output Amplifier Voltage Range Scaling Circuit.

TABLE III. Output Range Connections.

Output Range	Digital Input Codes	Connect Pin 25 To	Connect Pin 27 To
0 to $+10\text{V}$	USB	24	23
$\pm 5\text{V}$	BOB or BTC	24	26
$\pm 10\text{V}$	BOB or BTC	NC	26



# DAC1600

FOR COMMERCIAL APPLICATIONS

## Monolithic 16-Bit Resolution DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- COMPLETE D/A CONVERTER:  
INTERNAL REFERENCE  
 $\pm 10V$  OUTPUT OPERATIONAL AMPLIFIER
- 14-BIT ACCURACY (K GRADE):  
 $\pm 0.003\%$  FSR LINEARITY ERROR  
14-BIT MONOTONICITY GUARANTEED  $0^{\circ}C$  to  $+70^{\circ}C$
- SETTLING TIME  $10\mu s$ , MAX
- $\pm 15V$  POWER SUPPLY OPERATION
- 24-PIN MOLDED PLASTIC DIP


### DESCRIPTION

The low prices of DAC1600JP and DAC1600KP make these very-high resolution D/A converters the best value available.

The DAC1600 family offers TTL input compatibility, guaranteed monotonicity (13-bit, J grade; 14-bit, K grade) over  $0^{\circ}C$  to  $+70^{\circ}C$  and settling time of  $10\mu s$  maximum.

This precision component is made possible using Burr-Brown's proprietary monolithic integrated circuit process which has been optimized for converter circuits. A stable subsurface reference zener, laser-trimmed thin-film ladder resistors, and high speed current switches combine to give superior performance over the rated temperature range.

The DAC1600 is priced and specified for applications where high resolution and monotonicity are the key application parameters and where tightly-specified performance over temperature is not required. Because of the low price, it is feasible to use a 16-bit D/A converter for new applications in communications systems, electronic controllers, electronic games, and personal computer peripherals.



# SPECIFICATIONS

## ELECTRICAL

Typical at +25°C.  $\pm V_{CC} = 15V$ ,  $V_{DD} = +5V$  unless otherwise noted.

MODEL	DAC1600JP-V	DAC1600KP-V	UNITS
<b>INPUTS</b>			
<b>DIGITAL INPUTS</b>			
Input Code <sup>(1)</sup>	COB	*	Bits
Resolution, max	16	*	Bits
Digital Logic Inputs <sup>(2)</sup> :			
$V_{IH}$ , min to max	+2.4 to + $V_{DD}$	*	V
$V_{IL}$ , min to max	-1.0 to +0.8	*	V
$I_{IH}$ , $V_I = +2.7V$ , max	+40	*	$\mu A$
$I_{IL}$ , $V_I = +0.4V$ , max	-0.5	*	$\mu A$
<b>TRANSFER CHARACTERISTICS</b>			
<b>ACCURACY</b>			
Linearity Error, max <sup>(3)</sup>	$\pm 0.006$	$\pm 0.003$	% of FSR <sup>(4)</sup>
Differential Linearity Error, max	$\pm 0.012$	$\pm 0.006$	% of FSR
Gain Error, max <sup>(5)(6)</sup>	$\pm 0.3$	*	%
Bipolar Zero Error, max <sup>(5)</sup>	40	*	mW
Monotonicity Over 0°C to +70°C <sup>(7)</sup>	13	14	Bits
Sensitivity of Gain to Power Supply Variations:			
$\pm V_{CC}$	$\pm 0.002$	*	% of FSR/% $V_{CC}$
$V_{DD}$	$\pm 0.002$	*	% of FSR/% $V_{DD}$
<b>TEMPERATURE COEFFICIENTS</b>			
Gain	$\pm 10$	*	ppm/°C
Bipolar Zero	$\pm 5$	*	ppm of FSR/°C
<b>SETTLING TIME (to <math>\pm 0.003\%</math> of FSR)<sup>(8)</sup>, 10V step and 2k<math>\Omega</math> load, max</b>			
	10	*	$\mu sec$
<b>OUTPUT</b>			
<b>ANALOG OUTPUT</b>			
Voltage Range, min	$\pm 10$	*	V
Current, min <sup>(9)</sup>	$\pm 5$	*	$\mu A$
Impedance	0.15	*	$\Omega$
<b>REFERENCE OUTPUT</b>			
Voltage <sup>(10)</sup>	+6.3	*	V
Source Current Available for External Loads, max	+1.5	*	$\mu A$
Temperature Coefficient	$\pm 10$	*	ppm/°C
<b>POWER SUPPLY REQUIREMENTS</b>			
<b>RATED VOLTAGE</b>			
$\pm V_{CC}$ <sup>(11)</sup>	15	*	V
$V_{DD}$ <sup>(12)</sup>	+5	*	V
<b>CURRENT, max<sup>(13)</sup></b>			
$\pm V_{CC}$	35	*	$\mu A$
$V_{DD}$	8	*	$\mu A$
<b>TEMPERATURE RANGE</b>			
For parameters specified over temp, min/max	0 to +70	*	°C
Storage, min/max	-60 to +100	*	°C


NOTES: (1) COB = Complementary Offset Binary. (2) Digital inputs are TTL-compatible for  $V_{DD}$  over the range of +4.5V to + $V_{CC}$ . Digital input specs are guaranteed over 0°C to +70°C. These specs are tested at 25°C only. (3)  $\pm 0.003\%$  of FSR is 1/2LSB at 14 bits. (4) FSR means Full Scale Range and is 20V for a  $\pm 10V$  range. (5) Adjustable to zero with external potentiometer. (6) Adjusting the gain potentiometer rotates the transfer function around Bipolar Zero, 0V (Input Code 7FFF<sub>H</sub>). (7) Guaranteed. Tested at 25°C only. (8) Guaranteed. Not tested. (9) Output may be indefinitely shorted to Common without damage. (10) Tolerance is  $\pm 5\%$ . (11) Range of operation is  $\pm 13.5V$  to  $\pm 16.5V$ . (12)  $V_{DD}$  may be operated up to + $V_{CC}$ . Digital input logic threshold remains at +1.4V over the  $V_{DD}$  range. (13) Typical power supply currents are about 50% of the maximum.

## ABSOLUTE MAXIMUM RATINGS


+ $V_{CC}$ to Common	0V, +18V
- $V_{CC}$ to Common	0V, -18V
$V_{DD}$ to Common	0V, +18V
Digital Data Inputs to Common	-1V, +18V
Reference Output to Common	Indefinite Short to Common
External Voltage Applied to D/A Output	-5V to +5V
$V_{OUT}$	Indefinite Short to Common
Power Dissipation	1000mW
Storage Temperature	-60°C to +100°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## MECHANICAL



## CONNECTION DIAGRAM



## PIN ASSIGNMENTS

Pin	Description	Pin	Description
1	Bit 1 (MSB)	13	Bit 13
2	Bit 2	14	Bit 14
3	Bit 3	15	Bit 15
4	Bit 4	16	Bit 16 (LSB)
5	Bit 5	17	V <sub>OUT</sub>
6	Bit 6	18	V <sub>DD</sub>
7	Bit 7	19	V <sub>CC</sub>
8	Bit 8	20	Common
9	Bit 9	21	Summing Junction (Zero Adjust)
10	Bit 10	22	Gain Adjust
11	Bit 11	23	+V <sub>CC</sub>
12	Bit 12	24	+6.3V Reference Output

## OPERATING INSTRUCTIONS

### POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. 1 $\mu$ F to 10 $\mu$ F tantalum capacitors should be located close to the D/A converter.

### EXTERNAL ZERO AND GAIN ADJUSTMENT

Zero and gain may be trimmed by installing external zero and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be 100ppm/ $^{\circ}$ C or less. The 3.9M $\Omega$  and 270k $\Omega$  resistors ( $\pm$ 20% carbon or better) should be located close to the D/A converter to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 1, may be substituted in place of the 3.9M $\Omega$  part. A 0.001 $\mu$ F to 0.01 $\mu$ F ceramic capacitor should be connected from Gain Adjust to Common to prevent noise pickup. See Figure 2 for relationship of zero and gain adjustment.




FIGURE 1. Equivalent Resistances.

### Zero Adjustment

Apply the digital input code that produces zero output voltage or current. See Table I for corresponding codes and the Connection Diagram for zero adjustment circuit connections. Zero calibration should be made before gain calibration.

### Gain Adjustment

Apply the digital input that gives the maximum positive output voltage. Adjust the gain potentiometer for this positive full scale voltage. See Table I for positive full scale voltages and the Connection Diagram for gain adjustment circuit connections.




FIGURE 2. Relationship of Zero and Gain Adjustment.

TABLE I. Calibration Table.

Digital Input	Description	Analog Output		
		16-bit	15-bit	15-bit
One LSB 0000 <sub>h</sub>	One LSB	305 $\mu$ V	610 $\mu$ V	1224 $\mu$ V
7FFF <sub>h</sub>	+ Full Scale	+9.99960V	9.99939V	-9.99878V
FFFF <sub>h</sub>	Bipolar Zero	0V	0V	0V
	- Full Scale	-10.00000V	-10.00000V	-10.00000V

## INSTALLATION CONSIDERATIONS

This D/A converter family is laser-trimmed to 14-bit linearity. The design of the device makes the 16-bit resolution available. If 16-bit resolution is not required, bit 15 and bit 16 should be connected to V<sub>DD</sub> through a single 1k $\Omega$  resistor.

Due to the extremely-high resolution and linearity of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter with a 20V full-scale range, 1LSB is 305 $\mu$ V. With a load current of 5mA, series wiring and connector resistances of only 60m $\Omega$  will cause the output to be in error by 1LSB. To understand what this means in terms of a system layout, the resistance of #23 wire is about 0.021 $\Omega$ /ft. Neglecting contact resistance, less than 18 inches of wire will produce a 1/2LSB error in the analog output voltage!

In Figure 3 one lead and contact resistances are represented by R<sub>1</sub> through R<sub>3</sub>. As long as the load resistance R<sub>L</sub> is constant, R<sub>1</sub> simply introduces a gain error and can be removed during initial calibration. R<sub>2</sub> is part of R<sub>L</sub>, if the output voltage is sensed at Common, and therefore introduces no error. R<sub>L</sub> should be located as close as possible to the D/A converter for optimum performance. The effect of R<sub>3</sub> is negligible.



In many applications it is impractical to sense the output voltage at the output pin. Sensing the output voltage at the system ground point is permissible with the DAC1600 family because the D/A converter is designed to have a constant return current of approximately 2mA flowing from Common. The variation in this current is under  $20\mu\text{A}$  (with changing input codes), therefore  $R_3$  can be as large as  $3\Omega$  without adversely affecting the linearity of the D/A converter. The voltage drop across  $R_3$  ( $R_3 \times 2\text{mA}$ ) appears as zero error and can be removed with the zero calibration adjustment. This alternate sensing point (the system ground point) is shown in Figure 3.

The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key concept in elimination of RF radiation or pickup is loop area; therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a single lead and its return conductor are wired close together, they present a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.




FIGURE 3. Output Circuit.



# PCM53JG-V PCM53JG-I

DESIGNED FOR AUDIO

## 16-Bit Monolithic DIGITAL-TO-ANALOG CONVERTER

### FEATURES


- LOW COST
- NO EXTERNAL COMPONENTS REQUIRED
- 16-BIT RESOLUTION
- 16-BIT MONOTONICITY, typ
- 0.001% OF FSR TYP DIFFERENTIAL LINEARITY ERROR
- 0.002% THD (FS Input, 16 Bits), typ
- 0.02% THD (-20dB, 16 Bits), typ
- 3 $\mu$ sec SETTling TIME, typ
- 96dB DYNAMIC RANGE
- $\pm 10$ V AND  $\pm 1$ mA AUDIO OUTPUT AVAILABLE
- EIAJ STC-007 COMPATIBLE
- INDUSTRY-STANDARD PINOUT
- COMPACT, 24-PIN DIP PACKAGE

### DESCRIPTION

The PCM53 is a state-of-the-art, fully monolithic, digital-to-analog converter that is designed and specified for digital audio applications. This device employs a segmented architecture and ultra-stable, nichrome (NiCr), thin-film, well-matched resistors to provide monotonicity, low distortion, and low differential linearity error (especially around bipolar zero) over long periods of time and over the full operating temperature range.

The PCM53-V is completely self-contained with stable, low noise, internal, zener voltage reference; high speed current switches; resistor ladder network; and fast-settling, low noise, output operational amplifier all on a single monolithic chip. A special, open-loop reference circuit helps provide the fast settling time required for critical audio applications. The converter can be operated using two power supplies ( $\pm 15$ V) instead of three separate supplies. Few external components are necessary for operation, and all critical specifications are 100% tested. This helps to assure the user of high system reliability and outstanding overall system performance.

The PCM53JG-I is similar to the PCM53JG-V except it provides a current output that settles to within  $\pm 0.006\%$  of FSR of its final value in typically 350nsec in response to a full-scale change in the digital input code.



# SPECIFICATIONS

## ELECTRICAL

T<sub>A</sub> = +25°C rated power supplies unless otherwise noted.


MODEL	PCM52/53			UNITS
	MIN	TYP	MAX	
<b>INPUT</b>				
<b>DIGITAL INPUT</b> Resolution Dynamic Range Logic Levels (TTL/CMOS Compatible): Logic "1" at +40μA Logic "0" at -0.5mA		16 96		Bits dB VDC VDC
	+2.4 0		+V <sub>CC</sub> +0.8	
<b>TRANSFER CHARACTERISTICS</b>				
<b>ACCURACY</b> Gain Error Bipolar Zero Error <sup>(1)</sup> Differential Linearity Error at Bipolar Zero Noise (rms)(20Hz to 20kHz) at Bipolar Zero: PCM52-V <sup>(2)</sup> PCM53-V <sup>(2)</sup>		±0.1 ±10 0.001 15 30	±1.0 ±50 0.005 30 60	% mV % of FSR <sup>(2)</sup> μV μV
<b>TOTAL HARMONIC DISTORTION<sup>(4)</sup></b> (16-Bit Resolution) V <sub>o</sub> = ±FS at f = 420Hz V <sub>o</sub> = -20dB at f = 420Hz V <sub>o</sub> = -60dB at f = 420Hz		0.002 0.02 1.9	0.004 0.04 4.0	% % %
<b>MONOTONICITY</b>		16		Bits
<b>DRIFT</b> (0°C to +70°C) Total Bipolar Drift (includes gain, offset, and linearity drift)  Bipolar Zero Drift		±25 ±0.1 ±0.01 ±4	±150 ±0.68 ±0.06 ±20	ppm of FSR/°C % of FSR dB ppm of FSR/°C
<b>SETTLING TIME</b> (to ±0.006% of FSR) Voltage Models Output (PCM52-V, PCM53-V): 10V Step 1LSB Step Current Model (PCM53-I) Output (1mA Step): 10Ω to 100Ω Load 1kΩ Load <sup>(5)</sup> Deglitcher Delay (THD Test) <sup>(4)</sup> Slew Rate		3 1 350 350 2.5 10	4.0	μsec μsec nsec nsec μsec V/μsec
<b>WARM-UP TIME</b>	1			Min
<b>OUTPUT</b>				
<b>ANALOG OUTPUT</b> Voltage Models Ranges: PCM53-V PCM52-V Output Current Output Impedance Short-Circuit Duration Current Model Range, PCM53-I (±30%) Output Impedance (±30%)	±9.8 ±4.9 ±5	±10 ±5 0.1 Indefinite to Common ±1 2.4	±10.2 ±5.1	V V mA Ω mA kΩ
<b>POWER SUPPLY</b>				
<b>SENSITIVITY</b> +V <sub>CC</sub> -V <sub>CC</sub> V <sub>DD</sub>		±0.001 ±0.001 ±0.001		% of FSR/%V <sub>CC</sub> % of FSR/%V <sub>CC</sub> % of FSR/%V <sub>CC</sub>
<b>POWER SUPPLY REQUIREMENTS</b> Voltage: ±V <sub>CC</sub> V <sub>DD</sub> (V <sub>DD</sub> may be connected to +V <sub>CC</sub> supply voltage. Result is slightly increased total power dissipation of approximately 40mW). Supply Drain (no load): +V <sub>CC</sub> -V <sub>CC</sub> V <sub>DD</sub>	±14.25 +4.75	±15 +5 +18 -18 +4	±15.75 +15.75 +30 -30 +10	VDC VDC mA mA mA
<b>TEMPERATURE RANGE</b>				
Specification Operating	0 -25		+70 +85	°C °C

NOTES: (1) Adjustable to zero with external potentiometer. (2) FSR means Full-Scale Range and is 20V for ±10V (PCM53-V) and 10V for ±5V range (PCM52-V). (3) Characterization units show at least two sigma units to meet this specification. Not 100% final tested. (4) The measurement of total harmonic distortion is highly dependent on the characteristics of the measurement circuit. Please contact factory for details. (5) Measured with an active clamp to provide a low impedance for approximately 200nsec.

## DIGITAL INPUT AND ANALOG OUTPUT RELATIONSHIP

DIGITAL INPUT CODE	OUTPUT			
	Voltage Model		Current Model	
	16-Bit Resolution	14-Bit Resolution	16-Bit Resolution	14-Bit Resolution
Complementary Bipolar Offset Binary (COB) ±10V (PCM53): One LSB All Bits On 00...00 All Bits Off 11...11	+305μV +9.99969V -10.00000V	+1.22mV +9.99978V -10.00000V	0.031μA -0.99997mA -1.00000mA	0.122μA -0.99988mA +1.00000mA
±5V (PCM52): One LSB All Bits On 00...00 All Bits Off 11...11	+152μV +4.999848V -5.00000V	+610μV +4.99939V -5.00000V		


## MECHANICAL



## ABSOLUTE MAXIMUM RATINGS

DC Supply Voltages	±18VDC
Input Logic Voltage	-1V to +Supply Voltage
Storage Temperature	-55°C to +100°C
Lead Temperature	
During Soldering	10sec at +300°C


## CONNECTION DIAGRAM




## PIN ASSIGNMENTS

Pin No.	PCM52/53-V	PCM53-I
1	Bit 1 (MSB)	Bit 1 (MSB)
2	Bit 2	Bit 1
3	Bit 3	Bit 3
4	Bit 4	Bit 4
5	Bit 5	Bit 5
6	Bit 6	Bit 6
7	Bit 7	Bit 7
8	Bit 8	Bit 8
9	Bit 9	Bit 9
10	Bit 10	Bit 10
11	Bit 11	Bit 11
12	Bit 12	Bit 12
13	Bit 13	Bit 13
14	Bit 14	Bit 14
15	Bit 15	Bit 15
16	Bit 16 (LSB)	Bit 16 (LSB)
17	±5V Audio Out (PCM52-V) ±10V Audio Out (PCM53-V)	R <sub>i</sub> (10kΩ ±30%)
18	V <sub>DD</sub>	V <sub>DD</sub>
19	-V <sub>CC</sub>	-V <sub>CC</sub>
20	Common	Common
21	Summing Junction	I <sub>OUT</sub> , ±1mA ±30% (Audio Output)
22	Test Point	Test Point
23	+V <sub>CC</sub>	+V <sub>CC</sub>
24	Reference Out (+6.3V)	Reference Out (+6.3V)


# TYPICAL PERFORMANCE CURVES



Total Harmonic Distortion (THD) vs  $V_{OUT}$ .




Total Harmonic Distortion (THD) vs Frequency.




Full-Scale Range Settling Time vs Accuracy.


# APPLICATION DIAGRAMS



Output Circuit for PCM53JG-V.



Optional External Bipolar Zero Adjust.



Preferred External Op Amp Configuration Using PCM53-I.



# PCM53JP, KP

DESIGNED FOR AUDIO

## 16-Bit Monolithic DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- LOW COST
- NO EXTERNAL COMPONENTS REQUIRED
- 16-BIT RESOLUTION
- 16-BIT MONOTONICITY, typ
- 0.001% OF FSR TYP DIFFERENTIAL LINEARITY ERROR
- 0.0025% max THD (FS Input, KP Grade, 16 Bits)
- 0.02% max THD (-20dB Input, KP Grade, 16 Bits)
- 3 $\mu$ sec SETTling TIME, typ
- 96dB DYNAMIC RANGE
- $\pm 10$ V AUDIO OUTPUT
- EIAJ STC-007 COMPATIBLE
- INDUSTRY-STANDARD PINOUT
- COMPACT, PLASTIC DIP PACKAGE

### DESCRIPTION


The PCM53 family of converters are state-of-the-art, fully monolithic, digital-to-analog converters that are designed and specified for digital audio applications. These devices employ a segmented architecture and ultra-stable, nichrome (NiCr), thin-film, well-matched resistors to provide monotonicity, low distortion, and low differential linearity error (especially around bipolar zero) over long periods of time and over the full operating temperature range.

The PCM53 converters are completely self-contained with stable, low noise, internal, zener voltage reference; high speed current switches; resistor ladder network; and fast-settling, low noise, output operational amplifier all on a single monolithic chip. A special, open-loop reference circuit helps provide the fast settling time required for critical audio applications. The converters can be operated using two power supplies ( $\pm 15$ V) instead of three separate supplies. Few external components are necessary for operation, and all critical specifications are 100% tested. This helps to assure the user of high system reliability and outstanding overall system performance.

The current output models settle to within  $\pm 0.006\%$  of FSR final value in typically 350nsec in response to a full-scale change in the digital input code.

These converters are packaged in a high-quality molded plastic package and have passed operating life tests under simultaneous high-pressure, high-temperature and high humidity conditions.

The letters V and I (e.g. PCM53JP-V and PCM53KP-I) refer to the voltage-output and current-output models respectively.



# SPECIFICATIONS

## ELECTRICAL

T<sub>A</sub> = +25°C rated power supplies unless otherwise noted.


MODEL	PCM53JP-1, -V			PCM53KP-1, -V			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT</b>							
<b>DIGITAL INPUT</b>							
Resolution		16			*		Bits
Dynamic Range		96			*		dB
Logic Levels (TTL/CMOS Compatible: Logic "1" at +40μA Logic "0" at -0.5mA)	+2.4 0		+V <sub>CC</sub> +0.8	*		*	VDC VDC
<b>TRANSFER CHARACTERISTICS</b>							
<b>ACCURACY</b>							
Gain Error		±0.1	±2.5		*	±1.0	%
Bipolar Zero Error <sup>(1)</sup>		±10	±200		*	±50	mV
Differential Linearity Error at Bipolar Zero		0.001	0.005		*	0.003	% of FSR <sup>(2)</sup>
Noise (rms)(20Hz to 20kHz) at Bipolar Zero (V <sub>OUT</sub> models)		30	60		*	*	μV
<b>TOTAL HARMONIC DISTORTION<sup>(3)</sup> (16-Bit Resolution)</b>							
V <sub>o</sub> = ±FS at f = 420Hz		0.002	0.004		*	0.0025	%
V <sub>o</sub> = -20dB at f = 420Hz		0.02	0.04		*	0.02	%
V <sub>o</sub> = -60dB at f = 420Hz		1.9	4.0		*	2.0	%
<b>MONOTONICITY</b>							
		16			*		Bits
<b>DRIFT (0°C to +70°C)</b>							
Total Bipolar Drift (includes gain, offset, and linearity drift)		±25 ±0.1	±150 ±0.68		*	*	ppm of FSR/°C % of FSR
Bipolar Zero Drift		±0.01 ±4	±0.06 ±20		*	*	dB ppm of FSR/°C
<b>SETTLING TIME (to ±0.006% of FSR)</b>							
Voltage Models Output: 10V Step		3			*		μsec
1LSB Step		1			*		μsec
Current Models Output (1mA Step): 10Ω to 100Ω Load		350			*		nsec
1kΩ Load <sup>(4)</sup>		350			*		nsec
Degitcher Delay (THD Test) <sup>(5)</sup>		2.5	4.0		*	*	μsec
Slew Rate		10			*		V/μsec
<b>WARM-UP TIME</b>							
	1			*			Min
<b>OUTPUT</b>							
<b>ANALOG OUTPUT</b>							
Voltage Models: Output Voltage Range	±9.75	±10	±10.25	±9.90	*	±10.1	V
Output Current	±5			*			mA
Output Impedance		0.1		*			Ω
Short-Circuit Duration		Indefinite to Common			*		
Current Models: Output Current Range(±30%)		±1		*			mA
Output Impedance (±30%)		2.4		*			kΩ
<b>POWER SUPPLY</b>							
<b>SENSITIVITY</b>							
+V <sub>CC</sub>		±0.001			*		% of FSR/%V <sub>CC</sub>
-V <sub>CC</sub>		±0.001			*		% of FSR/%V <sub>CC</sub>
V <sub>DD</sub>		±0.001			*		% of FSR/%V <sub>CC</sub>
<b>POWER SUPPLY REQUIREMENTS</b>							
Voltage: ±V <sub>CC</sub> <sup>(6)</sup>	±14.25	±15	±15.75	*	*	*	VDC
V <sub>DD</sub> <sup>(6)</sup>	+4.75	+5	+15.75	*	*	*	VDC
(V <sub>DD</sub> may be connected to +V <sub>CC</sub> supply voltage. Result is slightly increased total power dissipation of approximately 40mW).							
Supply Drain (no load): +V <sub>CC</sub> <sup>(6)</sup>		+18	+30		*	*	mA
-V <sub>CC</sub> <sup>(6)</sup>		-18	-30		*	*	mA
V <sub>DD</sub> <sup>(6)</sup>		+4	+10		*	*	mA
<b>TEMPERATURE RANGE</b>							
Specification	0		+70	*		*	°C
Operating	-25		+85	*		*	°C

NOTES: (1) Adjustable to zero with external potentiometer. (2) FSR means Full-Scale Range and is 20V for ±10V voltage output models and 2mA for ±1mA current output models. (3) The measurement of total harmonic distortion is highly dependent on the characteristics of the measurement circuit. A block diagram of a measurement circuit is shown in Figure 2. Burr-Brown may calculate THD from the measured linearity errors using equation 2 in the section on "Total Harmonic Distortion," but specifies that the maximum THD measured with the circuit shown in Figure 2 will be less than the limits indicated. (4) Measured with an active clamp to provide a low impedance for approximately 200nsec. (5) Deglitcher or Sample/Hold delay used in THD measurement test circuit. See Figures 2 and 3. (6) See Connection Diagram and Pin Assignments.


## ABSOLUTE MAXIMUM RATINGS

DC Supply Voltages	$\pm 18\text{VDC}$
Input Logic Voltage	$-1\text{V}$ to +Supply Voltage
Storage Temperature	$-55^\circ\text{C}$ to $+100^\circ\text{C}$
Lead Temperature	
During Soldering	10sec at $+300^\circ\text{C}$

## MECHANICAL



## CONNECTION DIAGRAM



## PIN ASSIGNMENTS

Pin No.	PCM533P-V, PCM533P-V	PCM533P-I, PCM533P-I
1	Bit 1 (MSB)	Bit 1 (MSB)
2	Bit 2	Bit 1
3	Bit 3	Bit 3
4	Bit 4	Bit 4
5	Bit 5	Bit 5
6	Bit 6	Bit 6
7	Bit 7	Bit 7
8	Bit 8	Bit 8
9	Bit 9	Bit 9
10	Bit 10	Bit 10
11	Bit 11	Bit 11
12	Bit 12	Bit 12
13	Bit 13	Bit 13
14	Bit 14	Bit 14
15	Bit 15	Bit 15
16	Bit 16 (LSB)	Bit 16 (LSB)
17	$\pm 10\text{V}$ Audio Out	$R_i$ ( $10\text{k}\Omega \pm 30\%$ )
18	$V_{DD}$	$V_{DD}$
19	$-V_{CC}$	$-V_{CC}$
20	Common	Common
21	Summing Junction	$I_{OUT}$ , $\pm 1\text{mA} \pm 30\%$ (Audio Output)
22	Test Point	Test Point
23	$+V_{CC}$	$-V_{CC}$
24	Reference Out (+6.3V)	Reference Out ( $-6.3\text{V}$ )

## ORDERING INFORMATION

Model No.	Output Configuration
PCM533P-I	$\pm 1\text{mA}$
PCM533P-I	$\pm 1\text{mA}$
PCM533P-V	$\pm 10\text{V}$
PCM533P-V	$\pm 10\text{V}$

## THEORY OF OPERATION AND AUDIO SPECIFICATIONS

The transfer function of an ideal binary D/A converter is a set of discrete output levels that lie on a straight line as shown in Figure 1. The number of possible discrete output levels, or resolution, is equal to  $2^n$  where n is the number of digital inputs or "bits". The PCM53 has  $2^{16}$  or 65,536 possible output levels. Another method of expressing resolution that is useful in audio applications is Dynamic Range.




FIGURE 1. Input vs Output for an Ideal Bipolar D/A Converter.



## DYNAMIC RANGE

The Dynamic Range is a measure of the ratio of the smallest signals the converter can produce to the full-scale range and is usually expressed in decibels (dB). The theoretical dynamic range of a converter is approximately  $6 \times n$ , or about 96dB for a 16-bit converter. The actual, or useful, dynamic range is limited by noise and linearity errors and is therefore somewhat less than the theoretical limit. However, this does point out that a resolution of at least 16 bits is required to obtain a 90dB minimum dynamic range, regardless of the accuracy of the converter. Another specification that is useful for audio applications is Total Harmonic Distortion (THD).

## TOTAL HARMONIC DISTORTION

THD is useful in audio applications and is a measure of the magnitude and distribution of the Linearity Error, Differential Linearity Error, and Noise, as well as Quantization Error. To be useful, THD should be specified for both high level and low level input signals. This error is unadjustable and is the most meaningful indicator of D/A converter accuracy for audio applications.

The THD is defined as the ratio of the square root of the sum of the squares of the values of the harmonics to the value of the fundamental input frequency and is expressed in percent or dB. A block diagram of the test circuit used to measure the THD of the PCM53 is shown in Figure 2. A timing diagram of the control logic is shown in Figure 3.




FIGURE 3. Control Logic Timing for PCM53 Distortion Test Circuit.

If we assume that the error due to the test circuit is negligible, then the rms value of the PCM53 error referred to the input can be shown to be

$$\epsilon_{rms} = \sqrt{\frac{1}{n} \sum_{i=1}^n [E_L(i) + E_Q(i)]^2} \quad (1)$$

where  $n$  is the number of samples in one cycle of any given sine wave,  $E_L(i)$  is the linearity error of the PCM53 at each sampling point, and  $E_Q(i)$  is the quantization error at each sampling point. The THD can then be expressed as

$$THD = \frac{\epsilon_{rms}}{E_{rms}} = \frac{\sqrt{\frac{1}{n} \sum_{i=1}^n [E_L(i) + E_Q(i)]^2}}{E_{rms}} \times 100\% \quad (2)$$

where  $E_{rms}$  is the rms signal-voltage level.

This expression indicates that, in general, there is a correlation between the THD and the square root of the sum of




FIGURE 2. Block Diagram of Distortion Test Circuit.

the squares of the linearity errors at each digital word of interest. However, this expression does not mean that the worst-case linearity error of the D/A is directly correlated to the THD.

For the PCM53 the test period was chosen to be  $22.7\mu\text{sec}$  (44.1kHz) which is compatible with the EIAJ STC-007 specification for PCM audio. The test frequency is 420Hz and the amplitude of the input signal is 0dB, -20dB, and -60dB down from full scale.

Figure 4 shows the typical THD as a function of output voltage.

Figure 5 shows typical THD as a function of frequency.




FIGURE 4. Total Harmonic Distortion (THD) vs  $V_{OUT}$ .




FIGURE 5. Total Harmonic Distortion (THD) vs Frequency.

## DIGITAL INPUT CODES

The PCM53 accepts complementary digital input codes in binary format. It may be connected by the user for either complementary offset binary (COB) or complementary two's complement (CTC) codes. See Table I.

TABLE I. Digital Input Codes.

DIGITAL INPUT CODES				
	MSB	LSB	COB	CTC*
			Complementary Offset Binary	Complementary Two's Complement
All bits ON	0000	...000	+Full Scale	-1LSB
Mid Scale	0111	...111	Zero	-Full Scale
All bits OFF	1111	...111	-Full Scale	Zero
	1000	...000	-1LSB	+Full Scale

\* A TTL inverter must be connected between the MSB input signal and bit 1 (pin 1) to obtain CTC input code.

## DETAILED THEORY OF OPERATION

In the basic design, the three functions represented by the complete D/A converter—the voltage reference, the output amplifier, and the converter—are distributed among six major circuit blocks (Figure 6). Three blocks—the open loop reference, the current-offset circuit, and the reference output amplifier—perform the reference functions. The D/A conversion is performed by two circuits called the upper converter and the lower converter, which are combined into the voltage output by the on-chip output op amp.

The prime requirements for a D/A converter circuit designed for PCM audio applications are that it have low differential linearity error and monotonicity and that it stay that way over a useful temperature range. To obtain this performance at 14 to 16 bits, the converter combines segmentation with multiple R-2R networks.

The upper converter, which generates the three most significant bits, is made up of seven equal current sources ( $Q_1$ ,  $R_{E1}$  through  $Q_7$ ,  $R_{E7}$ ), each providing 0.25mA. Together the sources form the upper converter current,  $I_{DACU}$ .

The three binary-coded MSBs (bits 1, 2, and 3) are decoded by a three-to-seven-line circuit, which sequentially selects the equal current sources as the binary code formed by the bits changes through the eight values (000 to 111). Thus, as the code ranges through its values,  $I_{DACU}$  changes from 0 to 1.75mA. This scheme ensures monotonicity, reduces initial matching and tracking requirements, and cuts the tracking errors that occur with temperature and time.

### Averaging Transistor and Resistor Shifts

To further improve the tolerance of the upper converter to time and temperature change, the seven equal currents are turned on in the following order:  $Q_4$ ,  $Q_2$ ,  $Q_7$ ,  $Q_5$ ,  $Q_1$ ,  $Q_6$ ,  $Q_3$ . This sequence, which produces the zero-to-full-scale output, averages the shifts that occur in transistor parameters and in the value of the emitter resistors.

The 13 least significant bits are produced by the lower converter, which uses nine more equal-current sources for the nine middle bits and emitter area rationing for the 4LSBs. However, rather than being summed directly by the current of the upper converter (which would have required  $2^{16} - 1$  equal current sources) the current sources




FIGURE 6. Simplified Circuit Diagram of the PCM53 16-bit Digital-to-Analog Converter.

ces are further divided binarily by a pair of R-2R networks, called the modified R-2R ladder and the secondary ladder. By diverting the LSB currents through the modified ladder, the lower converter produces  $I_{DACL}$ . This current consists of  $2^{13} - 1$  discrete, 30nA steps for each 0.25mA segment of the upper converter.  $I_{DACU}$  and  $I_{DACL}$  are added at the summing junction, SJ, to form the  $I_{DAC}$ , which has a range that varies between 0 and 1.99997mA.

The modified R-2R ladder is superior to a conventional R-2R ladder because its output can be increased or decreased by laser-trimming of its output resistors ( $R_X$  and  $R_Y$ ). Such trimming does not change the binary current division in the ladder. The gain of the lower converter can then be trimmed relative to the gain of the upper converter without interacting or in any way affecting the linearity of the lower converter.

The initial values of the 16 current sources are determined by the voltage at the output of the reference (the emitter of  $Q_{23}$ ), but the sources are set to the same value when the emitter resistors ( $R_1$ – $R_{16}$ ) are laser-trimmed. The sources are turned on and off by a differential switch pair (such as  $Q_{8A}$ – $Q_{8B}$ ) driven by the low-power Schottky TTL-compatible input circuit (typical of  $D_7$ ,  $R_7$ ,  $Q_7$ ,  $Z_8$ ).

### Constant Power

To maintain 16-bit performance, the on-chip power dissipation—and therefore the chip temperature—must be kept constant during code changes. Therefore the current from both the ON side ( $Q_{1B}$ ) and the OFF side ( $Q_{1A}$ ) of each differential switch pair in the upper converter should come from  $+V_{CC}$ , rather than one from  $+V_{CC}$  and one from ground. The on-side currents (when the bits are on) come from  $+V_{CC}$  and flow through  $A_2$  and the feedback resistor,  $R_{FB}$ , to the summing junction to form  $I_{DACU}$ . Transistor  $Q_{22}$  is used to provide the off-side current with a similar path to  $+V_{CC}$ . In the lower converter, the secondary R-2R ladder, which is connected between the OFF side of the differential switches and  $Q_{22}$ , provides the same function by keeping the  $+V_{CC}$  current and the analog ground current constant with code changes.

The secondary ladder also significantly reduces linearity errors that would otherwise be caused by external ground wiring. Indeed, the secondary ladder makes possible the use of a single ground pin, which is the only way to make all the connections in a 24-pin package.

Most converters use a closed-loop op amp for precision DC biasing of their current sources. However, switching transients can cause excessive settling time in the op amp. To ensure minimum settling time, the PCM53 uses an open-loop reference circuit, which incidentally does not require space-consuming capacitors for frequency compensation or suppression of switching transients.

The reference voltage is generated by a Kelvin-sensed buried zener diode. Kelvin sensing is used because the elements of the buried zener,  $R_A$  and  $R_B$ , have a large and nonlinear temperature coefficient. The Kelvin-sensed connection removes from the reference path the large

voltage drop,  $R_B I_Z$ , caused by the 1mA zener current  $I_Z$ . Instead it substitutes the voltage drop produced across  $R_A$  by the base current of  $Q_B$ .

Since this base current is only 1 $\mu$ A, the drop is negligible, and the true zener breakdown,  $V_Z$  is sensed. In addition great care was taken to ensure that all temperature-sensitive parts of the open-loop reference were laid out along lines of thermal equilibrium, to prevent thermal settling tails.

### High-Speed Output Amplifier

In voltage-output models, the output amplifier,  $A_2$ , which sums all of the output currents and converts them into the output voltage,  $V_{DAC}$ , must be just as accurate as the reference and current sources and just as fast as the switching circuits.

The amplifier is very fast, and it is well behaved when driving a capacitive load. It slews at 10V/ $\mu$ sec and typically settles to 0.003% of final value in less than 4 $\mu$ sec for a 20V step. For a step of 1LSB at the major carry, it settles in 1.5 $\mu$ sec. The thermal tails caused by temperature gradients and resistor self-heating are less than 0.001% of full scale.

Thermal tails occur when thermal gradients across the chip change as signal levels change. For example, when driving a load the output stage of the amplifier and its feedback resistor generate more heat at the full-scale output voltage than at zero. Therefore the temperature-sensitive differential input stage, which is close by on the chip, uses cross-coupled transistors and resistors to equalize thermal gradients.

To achieve a  $\pm 10$ V output swing when operating from  $\pm 15$ V, the output stage of the amplifier uses two transistor pairs connected in series. This scheme is necessary because the breakdown voltage of the npn transistors is limited to 20V by the semiconductor process.

In addition, the output stage is biased in a class AB condition, so that current is always flowing. Continuous current flow is essential to ensure that the open-loop gain,  $A_o$ , and closed-loop output impedance,  $R_o$ , remain constant for both positive and negative full-scale output swings at 103dB and 0.03 $\Omega$ , respectively. With lesser performance, errors would occur. If, for example,  $A_o$  changed from 94dB to 100dB for an output swing of  $-10$ V to  $+10$ V respectively, the output error would change by 100 $\mu$ V, and the change would be nonlinear. Likewise a nonlinear error approaching 200 $\mu$ V would occur if  $R_o$  changed from 0.04 $\Omega$  to 0.08 $\Omega$ .

## DISCUSSION OF SPECIFICATIONS

The PCM53 is specified to provide critical performance criteria for a wide variety of applications. The most critical specifications for a D/A converter in audio applications are Total Harmonic Distortion, Differential Linearity Error, Bipolar Zero Error, parameter shifts with time and temperature, and settling time effects on accuracy.

The PCM53 is factory-trimmed and tested for all critical key specifications.

The accuracy of a D/A converter is described by the transfer function shown in Figure 1. The errors in the D/A converter are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, power supply rejection, and reference errors. In summary, these errors consist of initial errors including Gain, Offset, Linearity, Differential Linearity, and Power Supply Sensitivity. Initial Offset or Bipolar Zero errors may be adjusted to zero. Gain drift over temperature rotates the line (Figure 1) about the bipolar zero point and Offset drift shifts the line left or right over the operating temperature range. Most of the Offset and Gain drift with temperature or time is due to the drift of the internal reference zener diode. The converter is designed so that these drifts are in opposite directions. This way the Bipolar Zero voltage is virtually unaffected by variations in the reference voltage.

### BIPOLAR ZERO ERROR

Initial Bipolar Zero Error (Bit 1 "ON" and all other bits "OFF") is the deviation from zero volts out and is factory-trimmed to typically  $\pm 10\text{mV}$  at  $+25^\circ\text{C}$ . This error may be trimmed to zero by connecting the external trim potentiometer shown in Figure 8.

### DIFFERENTIAL LINEARITY ERROR

Differential Linearity Error (DLE) is the deviation from an ideal 1LSB change from one adjacent output state to the next. DLE is important in audio applications because excessive DLE at Bipolar Zero (at the "major carry") can result in audible crossover distortion for low level output signals. Initial DLE on the PCM53 is factory-trimmed to typically  $\pm 0.001\%$  of FSR.

### STABILITY WITH TIME AND TEMPERATURE

The parameters of a D/A converter designed for audio applications should be stable over a relatively wide temperature range and over long periods of time to avoid undesirable periodic readjustment. The most important parameters are Bipolar Zero Error, Differential Linearity Error, and Total Harmonic Distortion. Most of the Offset and Gain drift with temperature or time is due to the drift of the internal reference zener diode. The PCM53 is designed so that these drifts are in opposite directions so that the Bipolar Zero voltage is virtually unaffected by variations in the reference voltage. Both DLE and THD are dependent upon the matching and tracking of resistor ratios and upon  $V_{BE}$  and  $h_{FE}$  of the current-source transistors. The PCM53 was designed so that any absolute shift in these components has virtually no effect on DLE or THD. The resistors are made of identical links of ultra-stable nichrome thin-film. The current density in these resistors is very low to further enhance their stability.

### POWER SUPPLY SENSITIVITY

Changes in the DC power supplies will affect accuracy.

The PCM53 power supply sensitivity is specified for  $\pm 0.01\%$  of FSR/ $\%V_{CC}$  for all supplies. Normally, regulated power supplies with 1% or less ripple are recommended for use with the DAC. See also Power Supply Connections paragraph in the Installation and Operating Instructions section.

### SETTLING TIME

Settling time is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 7).




FIGURE 7. Full Scale Range Settling Time vs Accuracy.

Settling times are specified to  $\pm 0.006\%$  of FSR; one for a large output voltage change of 10V and one for a 1LSB change. The 1LSB change is measured at the major carry (0111...11 to 10000...00), the point at which the worst-case settling time occurs.

## INSTALLATION AND OPERATING INSTRUCTIONS

### POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. These capacitors ( $1\mu\text{F}$  tantalum or electrolytic recommended) should be located close to the PCM53.

### EXTERNAL BIPOLAR ZERO ADJUST (OPTIONAL)

In some applications the Bipolar Zero Error (offset) may require adjustment. This error may be adjusted to zero by installing an external potentiometer as shown in Figure 8. The potentiometer should have adequate resolution, at least 10 turns for full-scale adjustment.




FIGURE 8. Optional External Bipolar Zero Adjust.

The TCR of the potentiometer should be 100ppm/°C or less. The series resistor,  $R_s$  (20% carbon or better) should be located close to the PCM53 to prevent noise pickup. Refer to Figure 9 for the relationship of Bipolar Zero adjust on the D/A converter transfer function.




FIGURE 9. Effect of Bipolar Zero Adjustment on a Bipolar D/A Converter Transfer Function.

### ADJUSTMENT PROCEDURE

Apply the digital input code that should produce zero volts output (bit 1 or MSB "ON" and all other bits "OFF"). Adjust the bipolar zero potentiometer until zero volts is obtained.

Table II shows the ideal plus and minus full scale voltages and LSB values for both 14- and 16-bits resolution.

TABLE II. Digital Input and Analog Output Relationship.

DIGITAL INPUT CODE	OUTPUT			
	Voltage Model		Current Model	
	16-Bit Resolution	14-Bit Resolution	16-Bit Resolution	14-Bit Resolution
Complementary Bipolar Offset Binary (COB) $\pm 10V$ (PCM53)				
One LSB	+305 $\mu$ V	+1.22mV	0.031 $\mu$ A	0.122 $\mu$ A
All Bits On 00...00	+9.99969V	+9.99878V	-0.99997mA	-0.99988mA
All Bits Off 11...11	-10.00000V	-10.00000V	-1.00000mA	+1.00000mA

### INSTALLATION CONSIDERATIONS

If 14-bit resolution is desired, bit 15 (pin 15) and bit 16 (pin 16) should be connected to  $V_{DD}$  through a 1k $\Omega$  resistor to insure that these bits remain off.

Figure 10 shows the connection diagram for a PCM53-V. Figures 11 and 12 show connection diagrams for PCM53-I models.

Lead and contact resistances are represented by  $R_1$  through  $R_3$ . As long as the load resistance ( $R_L$ ) is constant,  $R_1$  simply introduces a gain error.  $R_2$  is part of  $R_1$  if the output voltage is sensed at Common (pin 20) and therefore intro-




FIGURE 10. Output Circuit for PCM53-V.




FIGURE 11. Preferred External Op Amp Configuration Using PCM53-I.

duces no error. If  $R_L$  is variable, then  $R_1$  should be less than  $R_{Lmin}/2^{16}$  to reduce voltage drops due to wiring to less than 1LSB.  $R_L$  should be located as close as possible to the PCM53 for optimum performance.

The PCM53 and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key word in elimination of RF radiation or pickup is loop area; therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a signal lead and its return conductor are wired close together they present a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.




FIGURE 12. Driving a Resistive Load With PCM53-V.

Figures 11 and 12 show connection diagrams for PCM53-V models.

## APPLICATIONS

Figures 13 and 14 show a circuit diagram and timing diagram of a single PCM53-V used to obtain both left and right channel audio output in a typical digital audio system. The Sony CX-7934 and associated LSI logic contain all of the required circuitry for error detection,

correction, and formatting of the digital data obtained from the Compact Disc prior to sending this information to the D/A converter. The CX-7934 is used in a parallel output mode where the left and right channel parallel data are time-shared. Since the digital inputs of the PCM53 are TTL-compatible, they can be connected directly to the parallel outputs of the CX-7934. Only a single inverter is required (Bit 1) to convert the two's complement output code of the CX-7934 to offset binary. The audio output of the PCM53-V is alternately time-shared between the left and right channels. The design is greatly simplified because the PCM53-V is a complete D/A converter.

A sample/hold amplifier, or "deglitcher", is required at the output of the D/A converter for both the left and right channel, as shown in Figure 15. The S/H amplifier for the left channel is composed of  $A_2$ ,  $SW_1$ , and associated circuitry.  $A_2$  is used as an integrator to hold the analog voltage in  $C_1$ . Since the source and drain of the FET switch operates at a virtual ground when "C" and "B" are closed in the sample mode, there is no increase in distortion caused by the modulation effect of  $R_{on}$  by the audio signal.

Figure 16 shows the deglitcher control signals for both the left and right channels which are produced by the timing control logic. A delay of  $2.5\mu\text{sec}$  ( $\tau_w$ ) is provided to eliminate the glitch and allow the output of the PCM53-V to settle within a small error band around its




FIGURE 13. A Single PCM52/53 Used to Obtain Both Left and Right Channel Output in a Typical Digital Audio System.




FIGURE 14. Timing Diagram for the Digital Audio System Using PCM53 and Sony LSI Logic.




FIGURE 15. A Sample/ Hold Amplifier (Deglitcher) is Required at the Digital-to-Analog Output for Both Left and Right Channels.




FIGURE 16. Timing Diagram for the Deglitcher Control Signals.

final value before connecting it to the channel output.

Due to the fast settling time of the PCM53-V, it is possible to minimize the delay between the left channel and right channel outputs when using a single D/A converter for both channels. This is important because the left and right channel data is recorded in phase and use of a slower D/A converter would result in significant phase error at the higher audio frequencies.

A low-pass filter is required at the S/H output to remove all unwanted frequency components caused by the sam-

pling frequency as well as the discrete nature of the D/A converter output. The filter must have a flat amplitude response over the entire audio band (0 to 20kHz) and a very-high attenuation above 20kHz. Most previous digital audio circuits used a high-order (9-13 pole) analog filter. However, the phase response of an analog filter with these amplitude characteristics is nonlinear and can disturb the pulse-shaped characteristics of the transients contained in music.

## SECOND-GENERATION SYSTEMS

One method of avoiding this problem and obtaining a linear phase response is to use an oversampling digital filter technique as shown in Figure 17. The Yamaha YM-3511 and YM-2201 LSI chips provide all of the functions described for the Sony chip set and, in addition, contain an onboard digital oversampling filter which effectively multiplies the sampling frequency by a factor of two and sends the parallel data at a rate of 88.2kHz to the D/A converter. Since the offset binary parallel data is directly available from the YM-2201, no external inverter is required. Furthermore, since the deglitcher control signal is also available from the YM-2201, no external timing control logic is required for most applications. The timing diagram for this circuit is shown in Figure 18.

This circuit requires a very fast D/A converter since the sampling frequency is multiplied by a factor of two or more. This technique results in intermodulation products being created, by mixing the sampling frequency and components of the audio frequency, that are far outside the audio band of 0 to 20kHz. These unwanted frequencies are easily removed by a low-order linear-phase analog filter following the deglitcher circuit, since a sharp amplitude response is not required. A single PCM53-V can be used for both the left and right channel as long as the oversampling rate of the digital filter is two. An oversampling rate of four can be used if a separate PCM53 is used for each channel. This would reduce the complexities of the analog filter required even further (at the expense of an additional D/A converter).

Another factor to consider when choosing a D/A converter for digital audio applications is that the linearity of the total harmonic distortion versus output signal should be good since a change in the background noise level can be audible. The design of the PCM53 ensures that the linearity of the total harmonic distortion versus output signal level is very good over the full range of amplitude and frequencies. Also, no special grounding or shielding techniques are required to obtain good signal-to-noise ratio with the PCM53. Some converters require a high frequency clock which can couple to the analog output of the D/A converter through the output wiring and ground circuitry.

The PCM53 D/A converters provide a complete solution to one of the most critical portions of a digital audio system. Since the sound of the system can be affected by the D/A converter more than any other single component, the selection of which converter to use should be made with care.






FIGURE 17. Oversampling Digital-Filter Technique Using Yamaha LSI.




FIGURE 18. Timing Diagram for Digital Oversampling Technique when using Yamaha LSI.



# PCM54 PCM55

DESIGNED FOR AUDIO

## 16-Bit Monolithic DIGITAL-TO-ANALOG CONVERTERS

### FEATURES

- LOW COST
- NO EXTERNAL COMPONENTS REQUIRED
- 16-BIT RESOLUTION
- 15-BIT MONOTONICITY, TYP
- 0.001% of FSR TYP DIFFERENTIAL LINEARITY ERROR
- 0.0025% MAX THD (FS Input, KP Grade, 16 Bits)
- 0.02% MAX THD (-20dB Input, KP Grade, 16 Bits)
- 3 $\mu$ s SETTling TIME, TYP (Voltage Out)
- 96dB DYNAMIC RANGE
- $\pm 3V$  or  $\pm 1mA$  AUDIO OUTPUT
- EIAJ STC-007-COMPATIBLE
- OPERATES ON  $\pm 5V$  (PCM55) to  $\pm 12V$  (PCM54) SUPPLIES
- PINOUT ALLOWS  $I_{OUT}$  OPTION
- PLASTIC DIP PACKAGE (PCM54)
- PLASTIC MINI-FLATPAK (PCM55)

### DESCRIPTION


The PCM54 and PCM55 family of converters are state-of-the-art, fully monotonic, digital-to-analog converters that are designed and specified for digital audio applications. These devices employ ultra-stable nichrome (NiCr) thin-film resistors to provide monotonicity, low distortion, and low differential linearity error (especially around bipolar zero) over long periods of time and over the full operating temperature.

These converters are completely self-contained with a stable, low noise, internal, zener voltage reference; high speed current switches; a resistor ladder network; and a fast settling, low noise, output operational amplifier all on a single monolithic chip. The converters are operated using two power supplies that can range from  $\pm 5V$  (PCM55) to  $\pm 12V$  (PCM54). Power dissipation with  $\pm 5V$  supplies is typically less than 200mW. Also included is a provision for external adjustment of the MSB error (differential linearity error at bipolar zero, PCM54 only) to further improve THD specifications if desired. Few external components are necessary for operation, and all critical specifications are 100% tested. This helps assure the user of high system reliability and outstanding overall system performance.

A current output ( $I_{OUT}$ ) wiring option is provided. This output typically settles to within  $\pm 0.006\%$  of FSR final value in 350ns (in response to a full-scale change in the digital input code).

These converters are packaged in high-quality molded plastic packages and have passed operating life tests under simultaneous high-pressure, high-temperature, and high-humidity conditions.

The PCM54 is packaged in 28-pin plastic DIP package. The PCM55 is available in a 24-pin plastic mini-flatpak.



# SPECIFICATIONS

## ELECTRICAL

At +25°C,  $\pm V_{CC} = 12V$ , unless otherwise noted.

MODEL	PCM54HP			PCM54JP			PCM54KP			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>DIGITAL INPUT</b>										
Resolution		16			*			*		Bits
Dynamic Range		96			*			*		dB
Logic Levels (TTL/CMOS Compatible):										
$V_{IH}$	+2.4		+5.25	*		*	*	*	*	V
$V_{IL}$	0		+0.8	*		*	*	*	*	V
$I_{IH}, V_{IN} = +2.7V$			+40	*		*	*	*	*	$\mu A$
$I_{IL}, V_{IN} = +0.4V$			-0.5	*		*	*	*	*	mA
<b>TRANSFER CHARACTERISTICS</b>										
<b>ACCURACY</b>										
Gain Error		$\pm 2$			*			*		%
Bipolar Zero Error		$\pm 30$			*			*		mV
Differential Linearity Error at Bipolar Zero <sup>(1)</sup>		$\pm 0.001$			*			*		% FSR <sup>(2)</sup>
Noise (rms) (20Hz to 20kHz) at Bipolar Zero		12			*			*		$\mu V$
<b>TOTAL HARMONIC DISTORTION<sup>(3)</sup></b> (16-bit resolution)										
$V_O = \pm FS$ at $f = 991Hz$		0.002	0.008		*	0.004		*	0.0025	%
$V_O = -20dB$ at $f = 991Hz$		0.02	0.04		*	*		0.1	0.02	%
$V_O = -60dB$ at $f = 991Hz$		2.0	4.0		*	*		1.0	2.0	%
<b>MONOTONICITY</b>										
		15			*			*		Bits
<b>SETTLING TIME (to <math>\pm 0.006\%</math> of FSR)</b>										
Voltage Output: 6V Step		3			*			*		$\mu s$
1LSB Step		1			*			*		$\mu s$
Current Output (1mA Step): 10 $\Omega$ to 100 $\Omega$ Load		350			*			*		ns
1k $\Omega$ Load <sup>(4)</sup>		350			*			*		ns
Deglitcher Delay (THD Test) <sup>(5)</sup>		2.5	4.0		*	*		*	*	$\mu s$
Slew Rate		10			*			*		V/ $\mu s$
<b>WARM-UP TIME</b>										
	1			*			*			Min
<b>ANALOG OUTPUT</b>										
Voltage Output: Bipolar Range		$\pm 3.0$			*	*		*	*	V
Output Current	$\pm 2.0$				*	*		*	*	mA
Output Impedance		0.1			*	*		*	*	$\Omega$
Short-Circuit Duration		Indefinite to Common			*	*		*	*	
Current Output: <sup>(6)</sup>					*	*		*	*	mA
Bipolar Range ( $\pm 30\%$ )		$\pm 1$			*	*		*	*	mA
Bipolar Output Impedance ( $\pm 30\%$ )		1.2			*	*		*	*	k $\Omega$
<b>POWER SUPPLY REQUIREMENTS</b>										
Voltage: $+V_{CC}$	+4.75	+12	+15.75	*	*	*	*	*	*	V
$-V_{CC}$	-4.75	-12	-15.75	*	*	*	*	*	*	V
Supply Drain: $+V_{CC}$		+13	+20	*	*	*	*	*	*	mA
$-V_{CC}$		-16	-25	*	*	*	*	*	*	mA
<b>TEMPERATURE RANGE</b>										
Operating	0		+70	*		*	*	*	*	$^{\circ}C$
Storage	-55		+100	*		*	*	*	*	$^{\circ}C$

\* Specification same as PCM54HP.

NOTES: (1) Externally adjustable. If external adjustment is not used, connect a 0.01 $\mu F$  capacitor to Common to reduce noise pickup. (2) FSR means Full-Scale Range and is 6V for  $\pm 3V$  output. (3) The measurement of total harmonic distortion is highly dependent on the characteristics of the measurement circuit. Burr-Brown may calculate THD from the measured linearity errors using equation 2 in the section on "Total Harmonic Distortion" but specifies that the maximum THD measured with the circuit shown in Figure 2 will be less than the limits indicated. (4) Measured with an active clamp to provide a low impedance for approximately 200ns. (5) Deglitcher or sample/hold delay used in THD measurement test circuit. See Figures 2 and 3. (6) Output amplifier disconnected.

# SPECIFICATIONS

## ELECTRICAL

At +25°C,  $\pm V_{CC} = 5V$ , unless otherwise noted.

MODEL	PCM55HP			PCM55JP			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>DIGITAL INPUT</b>							
Resolution		16			*		Bits
Dynamic Range		96			*		dB
Logic Levels (TTL/CMOS Compatible): $V_{IH}$	+2.4		+5.25	*		*	V
$V_{IL}$	0		+0.8	*		*	V
$I_{IH}, V_{IN} = +2.7V$			+40			*	$\mu A$
$I_{IL}, V_{IN} = +0.4V$			-0.5			*	mA
<b>TRANSFER CHARACTERISTICS</b>							
<b>ACCURACY</b>							
Gain Error		$\pm 2.0$			*		%
Bipolar Zero Error		$\pm 30$			*		mV
Differential Linearity Error at Bipolar Zero <sup>(1)</sup>		$\pm 0.001$			*		% FSR <sup>(2)</sup>
Noise (rms) (20Hz to 20kHz) at Bipolar Zero		12			*		$\mu V$
<b>TOTAL HARMONIC DISTORTION<sup>(3)</sup> (16-bit resolution)</b>							
$V_o = \pm FS$ at $f = 991Hz$		0.002	0.008		*	0.004	%
$V_o = -20dB$ at $f = 991Hz$		0.02	0.04		*	*	%
$V_o = -60dB$ at $f = 991Hz$		1.9	4.0		*	*	%
<b>MONOTONICITY</b>							
		15			*		Bits
<b>DRIFT</b>							
Total Bipolar Drift		$\pm 25$			*		ppm of FSR/°C
Drift Over Operating Temperature Range		$\pm 0.1$			*		%
Bipolar Zero Drift		$\pm 4$			*		ppm of FSR/°C
<b>SETTLING TIME (to <math>\pm 0.006\%</math> of FSR)</b>							
Voltage Output: 6V Step		3			*		$\mu s$
1LSB Step		1			*		$\mu s$
Current Output (1mA Step): 10 $\Omega$ to 100 $\Omega$ Load		350			*		ns
1k $\Omega$ Load <sup>(4)</sup>		350			*		ns
Degitcher Delay (THD Test) <sup>(5)</sup>		2.5	4.0		*	*	$\mu s$
Slew Rate		10			*		V/ $\mu s$
<b>WARM-UP TIME</b>	1			*			Min
<b>ANALOG OUTPUT</b>							
Voltage Output: Bipolar Range		$\pm 3.0$			*		V
Output Current	$\pm 2.0$			*			mA
Output Impedance		0.1			*		$\Omega$
Short-Circuit Duration		Indefinite to Common			*		
Current Output <sup>(6)</sup> : Bipolar Range ( $\pm 30\%$ )		$\pm 1$			*		mA
Bipolar Output Impedance ( $\pm 30\%$ )		1.2			*		k $\Omega$
<b>POWER SUPPLY REQUIREMENTS</b>							
Voltage: + $V_{CC}$	+4.75	+5	+7.5	*	*	*	V
- $V_{CC}$	-4.75	-5	-7.5	*	*	*	V
Supply Drain: + $V_{CC}$		+13	+20		*	*	mA
- $V_{CC}$		-16	-25		*	*	mA
<b>TEMPERATURE RANGE</b>							
Operating	0		+70	*		*	°C
Storage	-55		+100	*		*	°C

\* Specification same as PCM55HP.



NOTES: (1) FSR means Full-Scale Range and is 6V for  $\pm 3V$  output. (2) Externally adjustable. If external adjustment is not used, connect a 0.01 $\mu F$  capacitor to Common to reduce noise pickup. (3) The measurement of total harmonic distortion is highly dependent on the characteristics of the measurement circuit. Burr-Brown may calculate THD from the measured linearity errors using equation 2 in the section on "Total Harmonic Distortion" but specifies that the maximum THD measured with the circuit shown in Figure 2 will be less than the limits indicated. (4) Measured with an active clamp to provide a low impedance for approximately 200ns. (5) Degitcher or sample/hold delay used in THD measurement test circuit. See Figures 2 and 3. (6) Output amplifier disconnected. low application: Close the feedback around the amplifier by connecting output of amplifier to the minus input.

## PIN ASSIGNMENTS



Pin	PCM54-DIP	Pin	PCM54-DIP
1	Trim	15	Bit 13
2	Bit 1 (MSB)	16	Bit 14
3	Bit 2	17	Bit 15
4	NC	18	Bit 16 (LSB)
5	Bit 3	19	V <sub>OUT</sub>
6	Bit 4	20	R <sub>FB</sub>
7	Bit 5	21	SJ
8	Bit 6	22	Common
9	Bit 7	23	I <sub>OUT</sub>
10	Bit 8	24	NC
11	Bit 9	25	I <sub>amp</sub>
12	Bit 10	26	+V <sub>CC</sub>
13	Bit 11	27	MSB Adjust
14	Bit 12	28	-V <sub>CC</sub>

Pin	PCM55-Flatpak	Pin	PCM55-Flatpak
1	Bit 1 (MSB)	13	Bit 13
2	Bit 2	14	Bit 14
3	Bit 3	15	Bit 15
4	Bit 4	16	Bit 16
5	Bit 5	17	Voltage Output
6	Bit 6	18	Feedback Resistor
7	Bit 7	19	Summing Junction
8	Bit 8	20	Common
9	Bit 9	21	Current Output
10	Bit 10	22	Bipolar Offset
11	Bit 11	23	+V <sub>CC</sub>
12	Bit 12	24	-V <sub>CC</sub>

## MECHANICAL OUTLINES



## CONNECTION DIAGRAMS



## ABSOLUTE MAXIMUM RATINGS

DC Supply Voltages .....	±18VDC
Input Logic Voltage .....	-1V to +5.5V
Power Dissipation .....	PCM54 800mW, PCM55 400mW
Storage Temperature .....	-55°C to +100°C
Lead Temperature During Soldering .....	10s at +300°C

## ORDERING INFORMATION

Model	THD at FS	Package
PCM54HP	0.008	28-pin DIP
JP	0.004	28-pin DIP
KP	0.0025	28-pin DIP
PCM55HP	0.008	24-lead mini flat pak
JP	0.004	24-lead mini flat pak

## DISCUSSION OF SPECIFICATIONS

The PCM54 and PCM55 are specified to provide critical performance criteria for a wide variety of applications. The most critical specifications for a D/A converter in audio applications are Total Harmonic Distortion, Differential Linearity Error, Bipolar Zero Error, parameter shifts with time and temperature, and settling time effects on accuracy.

The PCM54 and PCM55 are factory-trimmed and tested for all critical key specifications.

The accuracy of a D/A converter is described by the transfer function shown in Figure 1. Digital input to analog output relationship is shown in Table I. The errors in the D/A converter are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, power supply rejection, and reference errors. In summary, these errors consist of initial errors including Gain, Offset, Linearity, Differential Linearity, and Power Supply Sensitivity. Gain drift over temperature rotates the line (Figure 1) about the bipolar zero point and Offset drift shifts the line left or right over the operating temperature range. Most of the Offset and Gain drift with tempera-

ture or time is due to the drift of the internal reference zener diode. The converter is designed so that these drifts are in opposite directions. This way the Bipolar Zero voltage is virtually unaffected by variations in the reference voltage.




FIGURE 1. Input vs Output for an Ideal Bipolar D/A Converter.

## DIGITAL INPUT CODES

The PCM54 and PCM55 accept complementary digital input codes in any of three binary formats (CSB, unipolar; or COB, bipolar; or CTC, Complementary Two's Complement, bipolar). See Table II.

TABLE II. Digital Input Codes.

Digital Input Codes	Analog Output		
	Complementary Straight Binary (CSB)	Complementary Offset Binary (COB)	Complementary Two's Complement (CTC)*
0000 <sub>H</sub>	+ Full Scale	+ Full Scale	-1LSB
7FFF <sub>H</sub>	+1/2 Full Scale	Bipolar Zero	- Full Scale
8000 <sub>H</sub>	+1/2 Full Scale	-1LSB	+ Full Scale
FFFF <sub>H</sub>	-1LSB Zero	- Full Scale	Bipolar Zero

Invert the MSB of the COB code with an external inverter to obtain CTC code.

TABLE I. Digital Input to Analog Output Relationship.

VOLTAGE OUTPUT MODE						
Digital Input Code	Analog Output					
	Unipolar*			Bipolar		
	16-bit	15-bit	14-bit	16-bit	15-bit	14-bit
One LSB (μV)	91.6	183	366	91.6	183	366
0000 <sub>H</sub> (V)	+5.99991	+5.99982	+5.99963	+2.99991	+2.99982	+2.99963
FFFF <sub>H</sub> (V)	0	0	0	-3.0000	-3.0000	-3.0000
CURRENT OUTPUT MODE						
Digital Input Code	Analog Output					
	Unipolar			Bipolar		
	16-bit	15-bit	14-bit	16-bit	15-bit	14-bit
One LSB (μA)	0.031	0.061	0.122	0.031	0.061	0.122
0000 <sub>H</sub> (mA)	-1.99997	-1.99994	-1.99988	-0.99997	-0.99994	-0.99988
FFFF <sub>H</sub> (mA)	0	0	0	+1.00000	+1.00000	+1.00000

\*NOTE: +V<sub>cc</sub> must be at least +8.5VDC to allow output to swing to +6.0VDC.

## BIPOLAR ZERO ERROR

Initial Bipolar Zero Error (Bit 1 "ON" and all other bits "OFF") is the deviation from 0V out and is factory-trimmed to typically  $\pm 10\text{mV}$  at  $+25^\circ\text{C}$ .

## DIFFERENTIAL LINEARITY ERROR

Differential Linearity Error (DLE) is the deviation from an ideal 1LSB change from one adjacent output state to the next. DLE is important in audio applications because excessive DLE at Bipolar Zero (at the "major carry") can result in audible crossover distortion for low level output signals. Initial DLE on the PCM54 and PCM55 is factory trimmed to typically  $\pm 0.001\%$  of FSR. This error is adjustable to zero using the circuit shown in the connection diagram (PCM54 only).

## POWER SUPPLY SENSITIVITY

Changes in the DC power supplies will affect accuracy.

The PCM54 and PCM55 power supply sensitivity is shown by Figure 2. Normally, regulated power supplies with 1% or less ripple are recommended for use with the DAC. See also Power Supply Connections paragraph in the Installation and Operating Instructions section.




FIGURE 2. Effects of  $\pm V_{CC}$  on Total Harmonic Distortion (PCM54JP;  $V_{CC}$ s with approximately 2% ripple).

## SETTLING TIME

Settling time is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 3).

Settling times are specified to  $\pm 0.006\%$  of FSR; one for a large output voltage change of 3V and one for a 1LSB change. The 1LSB change is measured at the major carry

(0111...11 to 10000.00), the point at which the worst-case settling time occurs.




FIGURE 3. Full Scale Range Settling Time vs Accuracy.

## STABILITY WITH TIME AND TEMPERATURE

The parameters of a D/A converter designed for audio applications should be stable over a relatively wide temperature range and over long periods of time to avoid undesirable periodic readjustment. The most important parameters are Bipolar Zero Error, Differential Linearity Error, and Total Harmonic Distortion. Most of the Offset and Gain drift with temperature or time is due to the drift of the internal reference zener diode. The PCM54 and PCM55 are designed so that these drifts are in opposite directions so that the Bipolar Zero voltage is virtually unaffected by variations in the reference voltage. Both DLE and THD are dependent upon the matching and tracking of resistor ratios and upon  $V_{BE}$  and  $h_{FE}$  of the current-source transistors. The PCM54 and PCM55 were designed so that any absolute shift in these components has virtually no effect on DLE or THD. The resistors are made of identical links of ultra-stable nichrome thin-film. The current density in these resistors is very low to further enhance their stability.

## DYNAMIC RANGE

The Dynamic Range is a measure of the ratio of the smallest signals the converter can produce to the full-scale range and is usually expressed in decibels (dB). The theoretical dynamic range of a converter is approximately  $6 \times n$ , or about 96dB for a 16-bit converter. The actual, or useful, dynamic range is limited by noise and linearity errors and is therefore somewhat less than the theoretical limit. However, this does point out that a resolution of at least 16 bits is required to obtain a 90dB minimum dynamic range, regardless of the accuracy of the converter. Another specification that is useful for audio applications is Total Harmonic Distortion (THD).

## TOTAL HARMONIC DISTORTION

THD is useful in audio applications and is a measure of the magnitude and distribution of the Linearity Error, Differential Linearity Error, and Noise, as well as Quan-

tization Error. To be useful, THD should be specified for both high level and low level input signals. This error is unadjustable and is the most meaningful indicator of D/A converter accuracy for audio applications.

The THD is defined as the ratio of the square root of the sum of the squares of the values of the harmonics to the value of the fundamental input frequency and is expressed in percent or dB. The rms value of the PCM54/55 error referred to the input can be shown to be

$$\epsilon_{rms} = \sqrt{\frac{1}{n} \sum_{i=1}^n [E_L(i) + E_Q(i)]^2} \quad (1)$$

where  $n$  is the number of samples in one cycle of any given sine wave,  $E_L(i)$  is the linearity error of the PCM54 or PCM55 at each sampling point, and  $E_Q(i)$  is the quantization error at each sampling point. The THD can then be expressed as

$$THD = \frac{\epsilon_{rms}}{E_{rms}} = \frac{\sqrt{\frac{1}{n} \sum_{i=1}^n [E_L(i) + E_Q(i)]^2}}{E_{rms}} \times 100\% \quad (2)$$

where  $E_{rms}$  is the rms signal-voltage level.

This expression indicates that, in general, there is a correlation between the THD and the square root of the sum of the squares of the linearity errors at each digital word of interest. However, this expression does not mean that the worst-case linearity error of the D/A is directly correlated to the THD.

For the PCM54/55 the test period was chosen to be  $22.7\mu s$  (44.1kHz) which is compatible with the EIAJ STC-007 specification for PCM audio. The test frequency is 420Hz and the amplitude of the input signal is 0dB, -20dB, and -60dB down from full scale.

Figure 4 shows the typical THD as a function of output voltage.




FIGURE 4. Total Harmonic Distortion (THD) vs  $V_{OUT}$ .

Figure 5 shows typical THD as a function of frequency.




FIGURE 5. Total Harmonic Distortion (THD) vs Frequency.

## INSTALLATION AND OPERATING INSTRUCTIONS

### POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. These capacitors ( $1\mu F$  tantalum or electrolytic recommended) should be located close to the converter.

### MSB ERROR ADJUSTMENT PROCEDURE (OPTIONAL)

The MSB error of the PCM54 and PCM55 can be adjusted to make the differential linearity error (DLE) at BPZ essentially zero. This is important when the signal output levels are very low because zero crossing noise (DLE at BPZ) becomes very significant when compared to the small code changes occurring in the LSB portion of the converter.

Differential linearity error at bipolar zero is guaranteed to meet data sheet specifications without any external adjustment. However, a provision has been made for an optional adjustment of the MSB linearity point which makes it possible to eliminate DLE error at BPZ (PCM54 only). Two procedures are given to allow either static or dynamic adjustment. The dynamic procedure is preferred because of the difficulty associated with the static method (accurately measuring 16-bit LSB steps).

To statically adjust DLE at BPZ, refer to the circuit shown in Figure 6 or the PCM54 connection diagram. After allowing ample warm-up time (20–30 minutes) to assure stable operation of the PCM54, select input code 8000 hexadecimal (all bits on except the MSB). Measure the audio output voltage using a 6-1/2 digit voltmeter and record it. Change the digital input code to 7FFF hexadecimal (all bits off except the MSB). Adjust the  $100k\Omega$  potentiometer to make the audio output read  $92\mu V$  more than the voltage reading of the previous code (a 1LSB step =  $92\mu V$ ).



A much simpler method is to dynamically adjust the DLE at BPZ. Again, refer to Figure 6 or the PCM54 connection diagram for circuitry and component values. Assuming the device has been installed in a digital audio application circuit, send the appropriate digital input to produce a  $-60\text{dB}$  level sinusoidal output. While measuring the THD of the audio circuit output, adjust the  $100\text{k}\Omega$  potentiometer until a minimum level of distortion is observed.




FIGURE 6. MSB Differential Linearity at Bipolar Zero Adjustment Circuit (optional).

## INSTALLATION CONSIDERATIONS

If the optional external MSB error circuitry is used (PCM54), a potentiometer with adequate resolution and a TCR of  $100\text{ppm}/^\circ\text{C}$  or less is required. Also, extra care must be taken to insure that no leakage path (either AC or DC) exists to pin 27 (PCM54). If the circuit is not used, pin 1 (PCM54) should be terminated to common with a  $0.01\mu\text{F}$  capacitor.

The PCM converter and the wiring to its connectors should be located to provide the optimum isolation from sources of RFI and EMI. The important consideration in the elimination of RF radiation or pickup is loop area; therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a signal lead and its return conductor are wired close together they represent a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.

## APPLICATIONS

A sample/hold amplifier, or "deglitcher", is required at the output of the D/A converter for both the left and right channel, as shown in Figure 7. The S/H amplifier for the left channel is composed of  $A_2$ ,  $SW_1$ , and associated circuitry.  $A_2$  is used as an integrator to hold the analog voltage in  $C_1$ . Since the source and drain of the FET switch operates at a virtual ground when "C" and "B" are closed in the sample mode, there is no increase in distortion caused by the modulation effect of  $R_{ON}$  by the audio signal.

Figure 8 shows the deglitcher control signals for both the left and right channels which are produced by the timing control logic. A delay of  $2.5\mu\text{s}$  ( $t_w$ ) is provided to eliminate the glitch and allow the output of the PCM53-V to settle within a small error band around its final value before connecting it to the channel output.

Due to the fast settling time of the PCM53-V, it is possi-

ble to minimize the delay between the left channel and right channel outputs when using a single D/A converter for both channels. This is important because the left and right channel data is recorded in phase and use of a slower D/A converter would result in significant phase error at the higher audio frequencies.

A low-pass filter is required at the S/H output to remove all unwanted frequency components caused by the sampling frequency as well as the discrete nature of the D/A converter output. The filter must have a flat amplitude response over the entire audio band (0 to  $20\text{kHz}$ ) and a very-high attenuation above  $20\text{kHz}$ . Most previous digital audio circuits used a high-order (9–13 pole) analog filter. However, the phase response of an analog filter with these amplitude characteristics is nonlinear and can disturb the pulse-shaped characteristics of the transients contained in music.




FIGURE 7. A Sample/Hold Amplifier (Deglitcher is Required at the Digital-to-Analog Output for Both Left and Right Channels.





FIGURE 8. Timing Diagram for the Deglitcher Control Signals.



# SAMPLE/HOLD AMPLIFIERS



For any application requiring use of a sample/hold amplifier, consider the variety of products listed in the Selection Guide in this section. The products range from SHC298, a low cost solution for your medium-speed 12-bit system, to SHC803 and SHC804, high speed sample/holds optimized for your high bandwidth requirements.

If your needs include high performance and small size over either industrial or military temperature ranges, turn to SHC80 and SHC85. These popular products are fully self-contained, including holding capacitor.

Use of a carefully selected sample/hold can increase the sampling bandwidth of an analog-to-digital converter by up to four orders of magnitude, while insuring that an accurate value of the signal is captured at a specific point in time. In many applications not viewed as requiring high bandwidth data acquisition, optimum performance and cost may still be achieved by use of combinations of very high speed multiplexers, sample/holds, and A/D converters.

Sample/hold amplifiers—another part of the complete data acquisition solution.

## SELECTION GUIDE

### SAMPLE/HOLD AMPLIFIERS

These sample/hold amplifiers were designed as companion products for our complete line of 12- and 16-bit resolution A/D converters.

They are also useful in other analog signal processing applications, such as D/A output deglitching.

SAMPLE/HOLD AMPLIFIERS									
Description	Model <sup>(1)</sup>	Gain Error (%)	Offset Error (mV)	Charge Offset (mV)	Droop Rate, max (mV/msec)	Gain Drift (ppm of 20V/ <sup>2</sup> C)	Acquisition Time, max <sup>(2)</sup>	Package	Page
Fast, High Accuracy	SHC76KM	+0.02	±3	±6 typ	1	5	3μsec to 0.01% of 20V	14-pin DIP, Hermetic, Metal	7-3
	SHC76BM	+0.02	±3	±6 typ	1	5			7-3
Monolithic	SHC298AM	±0.01	±7 max	±25 max	10 <sup>(3)</sup>	4	10μsec	TO-99	7-15
Low Cost, Monolithic	SHC5320KH	NA	±0.5 <sup>(4)(5)</sup>	1mV typ	0.5	NA <sup>(4)</sup>	1.5μsec	14-pin DIP, Hermetic, Ceramic	7-30
	SHC5320SH	NA	±0.5 <sup>(4)(5)</sup>	1mV typ	0.5	NA <sup>(4)</sup>	1.5μsec		7-30
Industry Standard	SHC85, (Q)	±0.01	±2 max	±2 max	0.5	3	4.5μsec	14-pin DIP, Hermetic, Metal	7-11
	SHC85ET, (Q)	±0.01	±2 max	±2 max	0.5	3	4.5μsec		7-11
High Speed With Input Buffer	SHC803BM	±0.1	±5 max	±10 max	±5	±10 max	350nsec	24-pin DIP, Metal	7-24
	SHC803CM	±0.1	±3 max	±5 max	±5	±5 max	350nsec		7-24
	SHC804BM	±0.1	±5 max	±10 max	±5	±10 max	350nsec		7-24
	SHC804CM	±0.1	±3 max	±5 max	±5	±5 max	350nsec		7-24
Ultra-High Speed, ±1.25V <sub>IN</sub> Range	SHC600BH	±0.1	±5mV	±10 max	±0.18	±20 max	1%, 25nsec 0.1%, 35nsec 0.02%, 50nsec	24-pin DIP, Ceramic	7-21

NOTES: (1) "(Q)" indicates product also available with screening for increased reliability. See High Reliability Screening, section 12. (2) 10V step to ±0.01% of final value. (3) With 1000pF external holding capacitor. (4) Input amplifier is uncommitted. (5) Input amplifier offset voltage.



# SHC76

## SAMPLE/HOLD AMPLIFIER

### FEATURES

- FAST ( $6\mu\text{s}$  max) ACQUISITION TIME (14-bit)
- APERTURE JITTER 400ps
- TYPICAL POWER DISSIPATION LESS THAN 250mW
- COMPATIBLE WITH HIGH RESOLUTION A/D CONVERTERS ADC76, PCM75, AND ADC71


### DESCRIPTION

The SHC76 is a fast, high-accuracy hybrid sample/hold circuit suitable for use in high-resolution data acquisition systems.

The SHC76 is complete with internal hold capacitor and incorporates an internal compensation network which minimizes sample-to-hold charge offset. The SHC76 is configured as a unity-gain inverter.

High-resolution converters such as the ADC76 and ADC71 are compatible with SHC76 in forming complete, 14-bit accurate analog-to-digital conversion systems.

The SHC76 comes in a 14-pin single-wide hermetic metal DIP. Power supply requirements are specified from  $\pm 14.5\text{V}$  to  $\pm 15.5\text{V}$  with guaranteed operation from  $\pm 11.4\text{V}$  to  $\pm 18\text{V}$ . Input voltage range is  $\pm 10\text{V}$ . The SHC76 is available in two temperature ranges: KM, for  $0^\circ\text{C}$  to  $+70^\circ\text{C}$ ; and BM, for  $-25^\circ\text{C}$  to  $+85^\circ\text{C}$  operation.



# SPECIFICATIONS

## ELECTRICAL

Typical at +25°C and nominal power supply voltage of ±15V unless otherwise noted.

MODEL	SHC76KM/BM			UNITS
	MIN	TYP	MAX	
<b>ANALOG INPUT</b>				
Voltage Range	±10			V
Overvoltage, no damage			±15	V
Impedance		3000		Ω
<b>DIGITAL INPUT</b> (TTL-Compatible)				
Track Mode, Logic "1"	2.0		5.5	V
Hold Mode, Logic "0"	0		0.8	V
$I_{IH}, V_{IH} = 2.4V$			400	μA
$I_{IL}, V_{IL} = 0.4V$			1000	μA
<b>ANALOG OUTPUT</b>				
Voltage		±10		V
Current		5		mA
Short-Circuit Current		20		mA
Impedance		1		Ω
<b>DC ACCURACY/STABILITY</b>				
Gain	-1.00			V/V
Gain Error	±0.01		±0.02	%
Gain Nonlinearity (±10V Output Track)	±0.001			%
Gain Temperature Coefficient	1		5	ppm/°C
Offset Voltage <sup>(1)</sup>			±3	mV
Output Offset at $T_{MIN}, T_{MAX}$ (Track)		±6		mV
<b>TRACK MODE DYNAMICS</b>				
Frequency Response				
Small Signal (-3dB)		1.5		MHz
Full Power Bandwidth		0.5		MHz
Slew Rate		30		V/μs
Noise in Track Mode (DC to 1.0MHz)		200		μV rms
<b>TRACK-TO-HOLD SWITCHING</b>				
Aperture Time		30		ns
Aperture Uncertainty (Jitter)		0.4		ns
Offset Step (Pedestal)		±2	±4	mV
Pedestal at Temp				
KM grade		±4		mV
BM grade		±6		mV
Switching Transient				
Amplitude		200		mV
Settling to 1mV		0.5	2	μs
Settling to 0.3mV		1.0	3	μs
<b>HOLD MODE DYNAMICS</b>				
Droop Rate		0.1	1.0	μV/μs
Droop Rate at $T_{MAX}$			100	μV/μs
Feedthrough Rejection (10V p-p, 20kHz)	74	86		dB
<b>HOLD-TO-TRACK DYNAMICS</b>				
Acquisition Time				
To ±0.01% of 20V		1.5	3.0	μs
To ±0.003% of 20V		4.0	6.0	μs
<b>POWER REQUIREMENTS</b>				
Nominal Voltages for Rated Performance	±14.5	±15.0	±15.5	V
Operating Range <sup>(2)</sup>	±11.4		±18.0	V
Power Supply Rejection		100		μV/V
Supply Current: +V <sub>S</sub>		15	20	mA
-V <sub>S</sub>		-4	-10	mA
Power Dissipation		300	500	mW
<b>TEMPERATURE RANGE</b>				
Operating: KM grade	0		+70	°C
BM grade	-25		+85	°C
Storage	-55		+125	°C

NOTES: (1) Adjustable to zero with external circuit. (2) Operating to derated performance with  $V_{IN} < V_S - 5V$ .

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Voltage Between +V <sub>CC</sub> and -V <sub>CC</sub> Terminals	40V
Input Voltage	Actual Supply Voltage
Differential Input Voltage	±24V
Digital Input Voltage	-0.5V to +5.5V
Output Current, continuous <sup>(2)</sup>	±20mA
Internal Power Dissipation	450mW
Storage Temperature Range	-65°C < T <sub>A</sub> < +150°C
Output Short-Circuit Duration <sup>(3)</sup>	Momentary to Common Lead Temperature (soldering, 10 seconds)
Lead Temperature (soldering, 10 seconds)	300°C

CAUTION: These devices are sensitive to electrostatic discharge. Appropriate I.C. handling procedures should be followed.

NOTES: (1) Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied. (2) Internal power dissipation may limit output current to less than +20mA. (3) **WARNING: This device cannot withstand even a momentary short circuit to either supply.**

## PIN ASSIGNMENTS

Pin	Description	Pin	Description
1	Digital Input	8	Analog Output
2	No Connection	9	Offset Adjust
3	No Connection	10	No Connection
4	Digital Ground	11	+15V Supply
5	No Connection	12	Summing Junction
6	Analog Ground	13	Analog Input
7	Offset Adjust	14	-15V Supply


## MECHANICAL

NOTE: Leads in true position within 0.10" (0.25mm) R at MMC at seating plane.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.60	0.80	21.84	22.35
B	0.490	0.510	12.45	12.95
C	0.170	0.250	4.32	6.35
D	0.16	0.21	0.41	0.53
G	100 BASIC		2.54 BASIC	
H	0.115	0.155	2.92	3.94
K	0.150	0.300	3.81	7.62
L	300 BASIC		7.62 BASIC	
R	0.080	0.120	2.03	3.05

Pin numbers shown for reference only. Numbers are not marked on package.

## MECHANICAL



## DISCUSSION OF SPECIFICATIONS

### THROUGHPUT NONLINEARITY

Defined as total Hold mode, nonadjustable, input to output error caused by charge offset, gain nonlinearity, droop, feedthrough, and thermal transients. It is the inaccuracy due to these errors which cannot be corrected by Offset and Gain adjustments.

### GAIN ERROR

The difference between the input and output voltage magnitude (in the Sample mode) due to the amplifier gain errors.

### DROOP RATE

The voltage decay at the output when in the Hold mode due to storage capacitor and FET switch leakage current and the input bias current of the output amplifier.

### FEEDTHROUGH

The amount of output voltage change caused by an input voltage change when the sample/hold is in the Hold mode.

### APERTURE DELAY TIME

The time required to switch from Sample to Hold. The time is measured from the 50% point of the Hold mode control transition to the time at which the output stops tracking the input.

### APERTURE UNCERTAINTY TIME

The nonrepeatability of aperture delay time.

### ACQUISITION TIME

The time required for the sample/hold output to settle within a given error band of its final value when the sample/hold is switched from Hold to Sample.

### CHARGE OFFSET (PEDESTAL)

The output voltage change that results from charge coupled into the Hold capacitor through the gate capacitance of the switching field effect transistor. This charge appears as an offset at the output.

### SAMPLE-TO-HOLD SWITCHING TRANSIENT

The switching transient which appears on the output when the sample/hold is switched from Sample to Hold. Both the magnitude and the settling time of the transient are specified.




FIGURE 1. Definition of Acquisition Time, Droop and Sample-to-Hold Transient.





**THIS PAGE INTENTIONALLY LEFT BLANK**

**THIS PAGE INTENTIONALLY LEFT BLANK**

**THIS PAGE INTENTIONALLY LEFT BLANK**

**THIS PAGE INTENTIONALLY LEFT BLANK**




# SHC85 SHC85ET

## Fast IC SAMPLE/HOLD AMPLIFIERS

### FEATURES

- 14-PIN DIP PACKAGE
- 5 $\mu$ sec ACQUISITION TIME
- COMPLETE WITH HOLDING CAPACITOR
- $\pm 0.01\%$  ACCURACY
- $-55^{\circ}\text{C}$  TO  $+125^{\circ}\text{C}$  TEMPERATURE RANGE (SHC85ET)

### DESCRIPTION



The SHC85 is designed to acquire and hold up to  $\pm 10\text{VDC}$  analog signals to an accuracy of  $\pm 0.01\%$  of full scale range in  $5\mu\text{sec}$  for a 20-volt step or  $4.5\mu\text{sec}$  for a 10VDC step. Featuring internally compensated circuits normally found only in more expensive and larger sample/holds, the SHC85 offers ultra-linear performance and fast acquisition speeds for the most demanding data acquisition and control applications.

Two models are available: the SHC85 is specified for  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  operation, and the SHC85ET is specified for  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  operation.

The SHC85/SHC85ET are well suited for use in:

- Data Acquisition Systems
- Data Distribution Systems
- Analog Delay Circuits
- Pulse Amplitude Modulation Circuits
- Waveform Amplitude Measurement

# SPECIFICATIONS


Typical at 25°C with rated supply and a 1000pF internal capacitor unless otherwise noted.

ELECTRICAL			
MODELS	SHC85	SCH85ET	UNITS
<b>INPUT</b>			
<b>ANALOG INPUT</b>			
Voltage Range	±10	±10	V
Maximum Safe Input Signal	±15	±15	V
Resistance	10 <sup>8</sup>	10 <sup>8</sup>	Ω
Bias Current	50	50	nA
<b>DIGITAL INPUT</b> (TTL Compatible)			
Mode Control	Voltage	Current	
"Sample" - Logic "1"	+2.0V < e < +8V	50nA	
"Hold" - Logic "0"	0V < e < +0.8V	-50μA	
<b>TRANSFER CHARACTERISTICS</b>			
<b>ACCURACY</b> (25°C)			
Dynamic Nonlinearity, max	±0.01	±0.01	% of 20V
At min. "Hold" Time	1000	1000	μsec
Gain	+1.0	+1.0	V/V
Gain Error	±0.01	±0.01	% of 20V
Throughput Offset, max (adjust to zero)	2	2	mV
Droop Rate, max	0.5	0.5	mV/msec
Droop Rate, typical	0.125	0.125	mV/msec
Throughput Nonlinearity	±0.005	±0.005	% of 20V
Noise, rms (10Hz to 100kHz)	100	100	μV
Supply Rejection (0 to 50kHz)	100	100	μV/V
<b>ACCURACY DRIFT</b>			
Gain Drift	±2	±2	ppm of 20V/°C
Offset Drift	±25	±25	μV/°C
Droop Rate			
At 70°C, max	10	10	mV/msec
At +125°C, max	--	200	mV/msec
<b>DYNAMIC CHARACTERISTICS</b>			
Bandwidth (Full Power) <sup>(1)</sup>	200	200	kHz
Output Slew Rate	20	20	V/μsec
Aperture Time	30	30	nsec
Acquisition Time (to ±0.01%)			
10V Step, max	4.5	4.5	μsec
20V Step, max	5.0	5.0	μsec
Feedthrough in Hold Mode	±0.005	±0.005	% of step change
Charge Offset, max, at 0V Input	±2	±2	mV
Sample-to-Hold Transient			
Peak Amplitude	50	50	mV
Settling to 1mV	0.5	0.5	μsec
<b>OUTPUT</b>			
<b>ANALOG OUTPUT</b>			
Voltage Range	±10	±10	V
Current Range	±10	±10	mA
Impedance	0.1	0.1	Ω
<b>TEMPERATURE</b>			
Specification	0 to +70	-55 to +125	°C
Storage	-55 to +125	-55 to +125	°C
<b>POWER SUPPLY</b>			
Rated Voltage	±15	±15	VDC
Range	±14.5 to ±15.5	±14.5 to ±15.5	VDC
Current	±13	±13	mA

NOTE:

1. Small signal bandwidth is 3MHz.

## MECHANICAL




DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.860	.880	21.84	22.35
B	.490	.510	12.45	12.95
C	.170	.250	4.32	6.35
D	.016	.021	0.41	0.53
G	.100 BASIC		2.54 BASIC	
H	.115	.155	2.92	3.94
K	.150	.300	3.81	7.62
L	.300 BASIC		7.62 BASIC	
R	.080	.120	2.03	3.05

Case: Kovar

Pin material and plating composition conform to method 2003 solderability of MIL-STD-883 except paragraph 3.2. Mating Connector: 0145MC

## CONNECTION DIAGRAM



NOTE: Pins 5, 8, 9, 10 and 11 are not internally connected.

## DEFINITION OF SPECIFICATIONS

### DYNAMIC NONLINEARITY

This is the total nonadjustable input to output error. This specification includes throughput nonlinearity and errors due to droop, thermal transients and feedthrough, in short, all errors that cannot be adjusted to zero for a 10V input change after a 5μsec acquisition time and a 1msec hold time. Offset errors must be adjusted to zero by the offset control and gain errors must be adjusted to zero by a gain adjustment elsewhere in the system (gain adjust not included in SHC85).

### GAIN ACCURACY

The difference due to amplifier gain errors between Input and Output voltage when in the "sample" mode.

### DROOP RATE

The voltage decay at the output when in the "hold" mode due to storage capacitor, FET switch leakage currents, and output amplifier bias current.

### FEEDTHROUGH

The amount of the input voltage change that appears at the output when the amplifier is in the "hold" mode (see Figure 1).

### THROUGHPUT - NONLINEARITY

The total charge offset and gain nonlinearity. That is, the inaccuracy due to these two errors that cannot be corrected by gain and offset adjustments. Throughput - nonlinearity is specified over the 20V input range.

### THROUGHPUT OFFSET

The sum of sample offset and charge offset.

### CHARGE OFFSET

The offset that results from charge transferred from the holding capacitor to the gate capacitance of the switching FET. This charge is partially restored by a special compensation circuit when the unit goes into the "hold" mode.

### ACQUISITION TIME

The time required for the output to settle to its final value within a given error band, when the Mode control is switched from "hold" to "sample" (see Figure 2).

### APERTURE TIME

The time required to switch from "sample" to "hold". The time is measured from the 50% point of the mode control transition to the time at which the output stops tracking the input.




FIGURE 1. Example of Specifications.




FIGURE 2. Acquisition Time vs Full Scale Range Error.

## OPERATING INSTRUCTIONS

### OPTIONAL EXTERNAL CAPACITOR SELECTION

The value of the external capacitor determines the droop, charge offset and acquisition time of the sample/hold. Both droop and charge offset will vary linearly with capacitance from the values given in the specification table.

Figure 3 shows the behavior of acquisition time with added external capacitance. The behavior of droop with external C is determined by:

$$\text{Droop} = dv/dt = (0.5 \times 10^{-9}) / (1000\text{pF} + C_{\text{ext}})$$

Capacitors with high insulation resistance and low dielectric absorption, such as teflon or polystyrene should be used as storage elements (polystyrene should not be used above +85°C). Care should be taken in the printed circuit layout to minimize leakage currents from the capacitor; this will minimize droop errors.

### OFFSET ADJUSTMENT

Connect a 2kΩ to 5kΩ multiterm potentiometer with a

TCR of 150ppm/°C or less as shown in the Connection Diagram. The offset should be adjusted with the input grounded. During the adjustment, the sample/hold should be switching continuously between the "sample" and the "hold" mode. The error should then be adjusted to zero where the unit is in the "hold" mode. In this way, charge offset as well as amplifier offset will be adjusted.





FIGURE 3. Acquisition Time vs External Capacitor.

# APPLICATIONS

## DATA ACQUISITION SYSTEM

The SHC85 makes an excellent device for reducing aperture time in a data acquisition system. When combined with Burr-Brown's 16-channel MPC-16S Analog Multiplexer and ADC85 10- or 12-bit A/D Converter, you can have a compact 16-channel data acquisition system with 50kHz to 65kHz throughput sampling rates and 0.02 percent (RSS) system accuracy.



## SIMULTANEOUS SAMPLE/HOLD

Time correlation of sampled data signals may be implemented by using one sample/hold for each analog signal prior to input to an analog multiplexer. The SHC85 low aperture time of 30nsec practically eliminated channel-to-channel time skew. The throughput sampling rate and the number of data channels will determine the maximum Hold time and hence, the worst-case droop error of the sample/hold in the last channel to be sampled prior to the next "refresh" or sample hold command. This droop error may be minimized by adding external capacitance to the SHC85 as shown in Figure 3.

The droop error is computed by:

$$\text{MAX DROOP ERROR (CHANNEL N)} = (T \times n) \text{ (Droop rate)}$$

Where T = 1 / System Sampling Rate and n = number of multiplexer data channels.

EXAMPLE:

For a 10-bit, 32-channel system with throughput sample rate of 50kHz, assuming no external capacitance, the droop error of channel N is:

$$\text{Droop Error (E}_D\text{)} = [(1 \text{ } 50\text{k}\Omega) \times 32] [(500 \times 10^{-3})] = 320\mu\text{V.}$$

For  $\pm 10\text{V}$  input signal range and 10-bit resolution, the resolution of  $\pm 1 \text{ LSB}$  is  $\pm 9.77\text{mV}$ . This droop error is less than 0.016LSB (negligible), and no external C need be added to reduce the droop of the SHC85.





# SHC298AM

## Low Cost Monolithic SAMPLE/HOLD AMPLIFIER

### FEATURES


- 12-BIT THROUGHPUT ACCURACY
- LESS THAN  $10\mu\text{sec}$  ACQUISITION TIME
- WIDEBAND NOISE LESS THAN  $20\mu\text{V}$ , rms
- RELIABLE MONOLITHIC CONSTRUCTION
- $10^{10}\Omega$  INPUT RESISTANCE
- TTL/CMOS-COMPATIBLE LOGIC INPUT

### DESCRIPTION

The SHC298AM is a high performance monolithic sample/hold circuit which features very-high DC accuracy with fast acquisition times and a low droop rate. With the addition of one external holding capacitor, 12-bit accuracy can be achieved with a  $6\mu\text{sec}$  acquisition time. Droop rates less than  $5\text{mV}/\text{min}$  can be achieved with a  $1\mu\text{F}$  holding capacitor.

The fully differential logic inputs have low input current, and are compatible with TTL, PMOS, and CMOS logic families. The input offset adjustment can be made using a single external potentiometer and resistor, and the adjustment does not degrade input offset drift.

The SHC298AM will operate with power supplies ranging from  $\pm 5\text{VDC}$  to  $\pm 18\text{VDC}$ . It is available in a hermetically sealed 8-lead low profile package, and is specified for a temperature range from  $-25^\circ\text{C}$  to  $+85^\circ\text{C}$ . The SHC298AM is the best price performance bargain in its class. It is well suited for use in data acquisition systems, data distribution systems, analog delay circuits, and pulse amplitude modulation circuits.



# SPECIFICATIONS

## ELECTRICAL


Specifications at  $T_J = +25^\circ\text{C}$ ,  $\pm 15\text{V}$  supplies, 1000pF holding capacitor,  $-11.5\text{V} \leq V_{IN} \leq +11.5$ ,  $R_L = 10\text{k}\Omega$ , Logic Reference Voltage = 0V, and Logic Voltage = 2.5V unless otherwise noted.

MODEL	SHC298AM			UNITS
	MIN	TYP	MAX	
<b>INPUT</b>				
<b>ANALOG INPUT</b>				
Resistance		10 <sup>10</sup>		$\Omega$
Bias Current (1)		10	50	nA
<b>DIGITAL INPUT</b>				
Mode Control Truth Table	Pin 7	Pin 8	Circuit State	
	0V	+2.4V	Sample (Track)	
	0V	+0.8V	Hold	
	+2.4V	+2.8V	Hold	
Mode Control and Mode Control Reference Input Current			10	$\mu\text{A}$
Differential Logic Threshold	0.8	1.4	2.4	V
<b>TRANSFER CHARACTERISTICS</b>				
<b>ACCURACY (+25°C)</b>				
Throughput Nonlinearity for Hold Time < 1msec		$\pm 0.010$	$\pm 0.015$	% of 20V
Gain		+1.0		V/V
Gain Error		$\pm 0.004$	$\pm 0.010$	%
Input Voltage Offset (adjust to zero) (1)		$\pm 2$	$\pm 7$	mV
Droop Rate (1)		$\pm 30$	$\pm 200$	$\mu\text{V}/\text{msec}$
Charge Offset (2)		$\pm 15$	$\pm 25$	mV
Noise (rms) 10Hz to 100kHz		10	20	$\mu\text{V}$
Power Supply Rejection		$\pm 25$	$\pm 100$	$\mu\text{V}/\text{V}$
<b>ACCURACY DRIFT</b>				
Gain Drift		3	4	ppm/°C
Input Offset Drift		15	70	$\mu\text{V}/^\circ\text{C}$
Charge Offset Drift C = 1000pF		50	150	$\mu\text{V}/^\circ\text{C}$
Charge Offset Drift C = 10,000pF		20	50	$\mu\text{V}/^\circ\text{C}$
Droop Rate at $T_J = +85^\circ\text{C}$		1	10	mV/msec
<b>DYNAMIC CHARACTERISTICS</b>				
Full Power Bandwidth, C = 1000pF	75	125		kHz
Full Power Bandwidth, C = 10,000pF	10	16		kHz
Output Slew Rate, C = 1000pF	7	10		V/ $\mu\text{sec}$
Output Slew Rate, C = 10,000pF	1.4	2		V/ $\mu\text{sec}$
<b>Aperture Time</b>				
Negative Input Step		125	200	nsec
Positive Input Step		30	45	nsec
<b>Acquisition Time (C = 1000pF)</b>				
to $\pm 0.01\%$ , 10V step		6	10	$\mu\text{sec}$
to $\pm 0.01\%$ , 20V step		8	12	$\mu\text{sec}$
to $\pm 0.1\%$ , 10V step		5	9	$\mu\text{sec}$
to $\pm 0.1\%$ , 20V step		7	11	$\mu\text{sec}$
<b>Sample/Hold Transient</b>				
Peak Amplitude		160		mV
Settling to 1mV		1.0	1.5	$\mu\text{sec}$
<b>Feedthrough</b>				
(Response to 10V Input Step)		$\pm 0.007$	$\pm 0.015$	% of 20V
<b>OUTPUT</b>				
<b>ANALOG OUTPUT</b>				
Voltage Range	$\pm 11.5$			V
Current Range	$\pm 2$			mA
Impedance (In hold mode)		0.5	4	$\Omega$
<b>POWER SUPPLY</b>				
Rated Voltage		$\pm 15$		VDC
Range	$\pm 5.0$		$\pm 18$	VDC
Current (1)		$\pm 4.5$	$\pm 6.5$	mA


### NOTES:

- These parameters guaranteed over a supply voltage range of  $\pm 5\text{V}$  to  $\pm 18\text{V}$ .
- Charge offset is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1pF, for instance, will create an additional 0.5mV step with a 5V logic swing and a 0.01 $\mu\text{F}$  hold capacitor. Magnitude of the charge offset is inversely proportional to hold capacitor value.

## MECHANICAL



## PIN CONFIGURATION












# ABSOLUTE MAXIMUM RATINGS




Supply Voltage	±18V
Power Dissipation (Package Limitation) (Note 1)	500mW
Operating Temperature Range	-25°C to +85°C
Storage Temperature Range	-65°C to +150°C
Input Voltage	Equal to Supply Voltage
Logic-to-Logic Reference Differential Voltage (Note 2)	+7V, -30V
Output Short Circuit Duration	Indefinite
Hold Capacitor Short Circuit Duration	10sec
Lead Temperature (Soldering, 10 seconds)	300°C

## NOTES:

1. The maximum junction temperature is +100°C, when operating at elevated ambient temperature, the power dissipation must be derated based on a thermal resistance ( $\theta_{JA}$ ) of 150°C/W.
2. Although the differential voltage may not exceed the limits given, the common-mode voltage on the logic pins may be equal to the supply voltages without causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at least 2V below the positive supply and 3V above the negative supply.

# TYPICAL PERFORMANCE CURVES





## DISCUSSION OF SPECIFICATIONS

### THROUGHPUT NONLINEARITY

Throughput nonlinearity is defined as total Hold mode, nonadjustable, input to output error caused by charge offset, gain nonlinearity, 1msec of droop, feedthrough, and thermal transients. It is the inaccuracy due to these errors which cannot be corrected by offset and gain adjustments. Throughput nonlinearity is tested with a 1000pF holding capacitor, 10V input changes, 10µsec acquisition time, and 1msec Hold time (see Figure 1).

### GAIN ACCURACY

Gain Accuracy is the difference between Input and Output voltage (when in the Sample mode) due to amplifier gain errors.

### DROOP RATE

Droop Rate is the voltage decay at the output when in the Hold mode due to storage capacitor, FET switch leakage currents, and output amplifier bias current.

### FEEDTHROUGH

Feedthrough is the amount of the input voltage change that appears at the output when the amplifier is in the Hold mode.

### APERTURE TIME

Aperture Time is the time required to switch from Sample to Hold. The time is measured from the 50% point of the mode control transition to the time at which the output stops tracking the input.

### ACQUISITION TIME

Acquisition Time is the time required for the sample/hold output to settle within a given error band of its final value when the mode control is switched from Hold to Sample.

### CHARGE OFFSET

Charge Offset is the offset that results from the charge coupled through the gate capacitance of the switching FET. This charge is coupled into the storage capacitor when the FET is switched to the "hold" mode.




FIGURE 1. Sample/ Hold Errors.

# OPERATING INSTRUCTIONS

## EXTERNAL CAPACITOR SELECTION

Capacitors with high insulation resistance and low dielectric absorption, such as teflon, polystyrene or polypropylene units, should be used as storage elements (polystyrene should not be used above +85°C). Care should be taken in the printed circuit layout to minimize AC and DC leakage currents from the capacitor to reduce charge offset and droop errors.

The value of the external capacitor determines the droop, charge offset and acquisition time of the Sample Hold. Both droop and charge offset will vary linearly with capacitance from the values given in the specification table for a 0.001  $\mu\text{F}$  capacitor. With a capacitor of 0.01  $\mu\text{F}$  the droop will reduce to approximately 2.5  $\mu\text{V}$  msec and the charge offset to approximately 1.5mV. The behavior of acquisition time with changes in external capacitance is shown in Typical Performance Curves.

## OFFSET ADJUSTMENT

The offset should be adjusted with the input grounded. During the adjustment, the sample/hold should be switching continuously between the Sample and the Hold mode. The error should then be adjusted to zero when the unit is in the Hold mode. In this way, charge offset as well as amplifier offset will be adjusted. When a 0.001  $\mu\text{F}$  capacitor is used, it will not be possible to adjust the full offset error at the sample/hold. It should be adjusted elsewhere in the system.

# APPLICATIONS

## DATA ACQUISITION

The SHC298AM may be used to hold data for conversion with an analog-to-digital converter or used to provide Pulse Amplitude Modulation (PAM) data output (see Figures 2 and 3).




FIGURE 2. Data Acquisition.




FIGURE 3. PAM Output.

## DATA DISTRIBUTION

The SHC298AM may be used to hold the output of a digital-to-analog converter whose digital inputs are multiplexed (see Figure 4).

## TEST SYSTEMS

The SHC298AM is also well suited for use in test systems to acquire and hold data transients for human operators or for other parts of the test system such as comparators, digital voltmeters, etc.




FIGURE 4. Data Distribution.

With a  $0.1\mu\text{F}$  storage capacitor, the output may be held 10sec with less than 0.1% error. With a  $1\mu\text{F}$  storage capacitor, the output may be held more than 15 minutes with less than 1% error.

### CAPACITIVE LOADING

SHC298 is sensitive to capacitive loading on the output and may oscillate. When driving long lines, a buffer should be used.

### HIGH SPEED DATA ACQUISITION

The minimum sample time for one channel in a data acquisition system is usually considered to be the acquisition time of the sample/hold plus the conversion time of the analog-to-digital converter. If two or more sample/holds are used with a high speed multiplexer, the acquisition time of the sample/hold can be virtually eliminated. While the first channel is in hold and switched on to the ADC, the multiplexer may be addressed to the next channel. The second sample/hold will have acquired this data by the time the conversion is complete. Then, the sample/holds reverse roles and another channel is addressed (see Figure 5). For low level systems, an instrumentation amplifier and double-ended multiplexer may

be connected to the sample/hold inputs. The settling time of the multiplexer, instrumentation amplifier, and sample/hold can be eliminated from the channel conversion time as before.




FIGURE 5. "Ping-Pong" Sample/Holds.



# SHC600BH

ADVANCE INFORMATION  
Subject to Change

## Ultra-High Speed SAMPLE/HOLD AMPLIFIER

### FEATURES


- CLOSED-LOOP OUTPUT AMPLIFIER
- $\pm 0.01\%$  FSR LINEARITY max
- ACQUISITION TIME (2.5V STEP):
  - 1% FSR 17ns typ
  - 0.1% FSR 27ns typ
  - 0.02% FSR 40ns typ
- $300V/\mu s$  SLEW RATE
- 24-PIN DIP

### DESCRIPTION

The SHC600 is a high speed sample/hold amplifier designed for use in ultra-fast, 12-bit data acquisition and signal processing systems. It acquires input step changes of 2.5V to 1% accuracy in 17ns and 0.02% accuracy in 40ns, typically. The closed-loop output amplifier provides a maximum linearity error of  $\pm 0.01\%$  with a low output impedance of  $0.4\Omega$ . The gain has been optimized to drive  $100\Omega$  loads with a gain error of less than  $\pm 0.1\%$ .

In the sample mode the SHC600 operates as a unity-gain buffer with a minimum small signal bandwidth of 70MHz. Input voltage range is  $\pm 2V$ .

The hold command is ECL-compatible. Power supply requirements are  $\pm 15V$ ,  $+5V$ , and  $-5.2V$  and the specification temperature range is  $-25^\circ C$  to  $+85^\circ C$ .



# SPECIFICATIONS

## ELECTRICAL

At +25°C and rated power supplies and 100Ω in parallel with 3pF load unless otherwise specified.

PARAMETER	SHC600BH			UNITS
	MIN	TYP	MAX	
<b>SAMPLE/HOLD INPUTS</b>				
<b>ANALOG</b>				
Voltage Range <sup>(1)</sup>		±1.25	±2	V
R <sub>IN</sub>		1.5		MΩ
Input Bias Current		20	35	μA
<b>DIGITAL (ECL Compatible)</b>				
V <sub>IH</sub> (HOLD)	-1.1		-0.8	V
V <sub>IL</sub> (SAMPLE)	-1.8		-1.5	V
I <sub>IH</sub> , V <sub>IH</sub> = -1.1V			265	μA
I <sub>IL</sub> , V <sub>IH</sub> = -1.8V	0.5			μA
<b>SAMPLE/HOLD OUTPUT</b>				
Voltage Range		±1.25	±2	V
Output Current	±40			mA
Short Circuit Protection		Momentary (1 sec.)		
Output Impedance (at DC)		0.4		Ω
Noise in Track Mode (wideband 200MHz into 50Ω load)		400		μV rms
<b>SAMPLE/HOLD TRANSFER CHARACTERISTICS</b>				
<b>DC ACCURACY/STABILITY</b>				
Gain		+1		V/V
Gain Error		±0.1		%
Temperature Coefficient		±5	±20	ppm/°C
Linearity Error (±1.25V Input)		±0.002	±0.01	% of FSR <sup>(2)</sup>
Zero Offset		±2	±5	mV
Temperature Coefficient		±50	±150	μV/°C
Power Supply Sensitivity of Offset:				mV/V
V <sub>DD1</sub> (+5V)		±1	±3	mV/V
V <sub>DD2</sub> (-5.2V)		±4	±13	mV/V
+V <sub>CC</sub> (+15V)		±5	±10	mV/V
-V <sub>CC</sub> (-15V)		±9	±15	mV/V
<b>HOLD-TO-TRACK (SAMPLE) DYNAMICS</b>				
Acquisition Time (with 2.5V step) <sup>(2)</sup> :				ns
To within ±1% of FSR (25mV)		17	25	ns
To within ±0.1% of FSR (2.5mV)		27	35	ns
To within ±0.02% of FSR (0.5mV)		40	50	ns
Switch Delay Time		2		ns
<b>TRACK (SAMPLE)-TO-HOLD DYNAMICS</b>				
Aperture Delay Time <sup>(3)</sup>		4	8	ns
Aperture Uncertainty (jitter)		5	9	ps (rms)
Offset Step (pedestal)		±2	±10	mV
Temperature Coefficient		±30	±60	μV/°C
Sensitivity to V <sub>DD2</sub> (-5.2V)		±2.5	±10	mV/V
Switch Delay Time		2		ns
Switching Transient: Amplitude		7	20	mV <sub>PEAK</sub>
Settling to within ±1mV		10	15	ns
<b>TRACK (SAMPLE) MODE DYNAMICS</b>				
Frequency Response: Full Power Bandwidth		40		MHz
Small Signal Bandwidth		70		MHz
Output Slew Rate		300	200	V/μs
Harmonic Distortion (2.5V p-p input at 4MHz): R <sub>L</sub> = 200Ω			-68	dB
R <sub>L</sub> = 50Ω			-60	dB
<b>HOLD MODE DYNAMICS</b>				
Droop Rate: at +25°C		±60	±180	μV/μs
at +85°C		±1.5	±4	mV/μs
Feedthrough Rejection: 2.5V p-p input at 1MHz	62			dB
at 10MHz	58			dB
<b>POWER SUPPLY REQUIREMENTS</b>				
Quiescent Current: V <sub>DD1</sub> (+5.0V, ±0.25V)		40	55	mA
V <sub>DD2</sub> (-5.2V, ±0.25V)		-93	-120	mA
+V <sub>CC</sub> (+15V, ±0.5V)		30	45	mA
-V <sub>CC</sub> (-15V, ±0.5V)		-15	-25	mA
Power Dissipation		1.3	2.0	W
<b>TEMPERATURE RANGE</b>				
Specification (case temperature)	-25		+85	°C
Storage	-55		+125	°C

NOTES: (1) Maximum input without damage, ±5V. (2) FSR means Full-Scale Range. For SHC600 FSR= 2.5V. (3) Measurements are made with R<sub>L</sub> = 100Ω and C<sub>L</sub> = 3pF.




## PIN ASSIGNMENTS

1	V <sub>DD1</sub> (+5V, ±5%)	13	Analog Input
2	V <sub>DD2</sub> (-5.2V, ±5%)	14	NIC*
3	NIC*	15	NIC*
4	V <sub>DD2</sub> (-5.2V, ±5%)	16	NIC*
5	Hold Command	17	NIC*
6	Digital Common	18	Analog Common
7	Power Common	19	Analog Common
8	+V <sub>CC</sub> (+15V)	20	NIC*
9	NIC*	21	NIC*
10	V <sub>DD2</sub> (-5.2V)	22	+V <sub>CC</sub> (+15V)
11	Power Common	23	NIC*
12	-V <sub>CC</sub> (-15V)	24	Analog Output

\* NIC = No Internal Connection

## MECHANICAL





# SHC803BM, CM SHC804BM, CM

## Ultra-High Speed SAMPLE/HOLD AMPLIFIER

### FEATURES

- 350nsec max ACQUISITION TIME
- $\pm 0.01\%$  THROUGHPUT NONLINEARITY
- 150nsec max SAMPLE-TO-HOLD SETTLING TIME
- INPUT BUFFER (SHC803)
- 24-PIN HERMETICALLY-SEALED METAL PACKAGE


### DESCRIPTION

The SHC803 and SHC804 are high speed sample/hold amplifiers designed for use in fast 12-bit data acquisition systems and signal processing systems. The SHC803 contains a fast-settling unity-gain amplifier for buffering high impedance sources or for use with CMOS multiplexers.

The SHC804 acquires a 10V signal change in less than 350nsec to  $\pm 1/2$ LSB at 12 bits. Throughput nonlinearity error is guaranteed to be within  $\pm 1/2$ LSB for 12-bit systems. Stability over temperature is excellent, with only  $\pm 5$ ppm/ $^{\circ}$ C of gain drift and  $\pm 4$ ppm of FSR/ $^{\circ}$ C of charge offset drift over the  $-25$  to  $+85^{\circ}$ C temperature range.

The  $\pm 25$ psec maximum aperture uncertainty of SHC803 and SHC804 permits sampling (to  $\pm 0.01\%$  of Full Scale Range) of signals with rates of change of up to  $100V/\mu$ sec. These sample/holds have been optimized for use with Burr-Brown's high speed 12-bit analog-to-digital converter, model ADC803. Together these components are capable of accurately digitizing fast changing signals at sample rates as high as 500k samples per second.

The digital inputs (HOLD and  $\overline{\text{HOLD}}$ ) are TTL-compatible. Power supply requirements are  $\pm 15V$  and  $+5V$  and the specification temperature range is  $-25^{\circ}$ C to  $+85^{\circ}$ C. The SHC803 and SHC804 are packaged in a 24-pin dual-in-line hermetic metal package. SHC804 is pin-compatible with other sample/holds on the market with similar performance characteristics.



# SPECIFICATIONS

## ELECTRICAL

At +25°C, rated power supplies and a 1kΩ output load unless otherwise specified.

MODEL	SHC803/SHC804BM			SHC803/804CM			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>SAMPLE/HOLD INPUTS [without input buffer]</b>							
<b>ANALOG</b>							
Voltage Range	±10.25	±11		*	*		V
$R_{IN}$		1.00			*		kΩ
<b>DIGITAL [HOLD, HOLD]</b>							
$V_{IH}$	+2.0			*			V
$V_{IL}$			+0.8			*	V
$I_{IH}, V_{IN} = +2.7V$			+60			*	μA
$I_{IL}, V_{IN} = +0.4V$			-1.2			*	mA
<b>SAMPLE/HOLD TRANSFER CHARACTERISTICS [without input buffer]</b>							
<b>ACCURACY</b>							
<b>Sample Mode</b>							
Gain		-1			*	*	V/V
Gain Error			±0.1			*	%
Temperature Coefficient		±3	±10		±1	±5	ppm/°C
Linearity Error		±0.001	±0.005		*	*	% of FSR <sup>(1)</sup>
Zero Offset		±1	±5		±0.5	±3	mV
Temperature Coefficient		±1	±2.5		±0.5	±1.5	ppm of FSR/°C
<b>Hold Mode</b>							
Charge Offset		±2	±10		±1	±5	mV
Temperature Coefficient		±3	±10		±2	±4	ppm of FSR/°C
Droop Rate: at +25°C		±0.5	±5		*	*	μV/μsec
+85°C			±0.5		*	±0.1	mV/μsec
Throughput Nonlinearity			±0.01		*	*	% of FSR
Power Supply Sensitivity <sup>(2)</sup> : ±V <sub>CC</sub>			±0.002		*	*	% of FSR/%V <sub>CC</sub>
V <sub>DD</sub>			±0.003		*	*	% of FSR/%V <sub>DD</sub>
<b>DYNAMIC CHARACTERISTICS</b>							
Acquisition Time (with 10V step)							
to within: ±0.1% (±10mV)		220			*	*	nsec
±0.01% (±1mV)		250	350		*	*	nsec
Sample-to-Hold Settling Time							
to within ±0.01% (±1mV)		100	150		*	*	nsec
Sample-to-Hold Transient Amplitude		60	150		*	*	mV <sub>peak</sub>
Aperture Delay Time <sup>(3)</sup>		15	25		*	*	nsec
Aperture Uncertainty		±10	±25		*	*	psec
Sample Mode: Output Slew Rate		180			*	*	V/μsec
Full Power Bandwidth		1			*	*	MHz
Small Signal Bandwidth		16			*	*	MHz
Hold Mode Feedthrough Rejection (10V square wave input)	±0.03	±0.005		*	*		%
<b>SAMPLE/HOLD OUTPUT</b>							
Voltage Range	±10.25	±11		*	*		V
Output Current	±50			*	*		mA
Short Circuit Protection		Indefinite to Common			*	*	
Output Impedance (at DC)		0.01	0.1		*	*	Ω
<b>INPUT BUFFER CHARACTERISTICS [SHC803 only]</b>							
<b>INPUT</b>							
Offset Voltage		±1/2	±5		*	*	mV
vs Temperature		±1.5	±2.5		*	*	ppm of FSR/°C
Bias Current			±25		*	*	nA
Impedance		10 <sup>8</sup>   5			*	*	Ω  pF
V <sub>IN</sub> Range	±10.25	±11		*	*		V
<b>DYNAMIC CHARACTERISTICS</b>							
Full Power Bandwidth		320			*	*	kHz
Slew Rate <sup>(4)</sup>		10			*	*	V/μsec
Settling Time <sup>(4)</sup> to ±2mV for 10V Step		2.5			*	*	μsec
<b>OUTPUT</b>							
V <sub>OUT</sub> Range	±10.25			*	*		V
Output Current	±10.25			*	*		mA

## ELECTRICAL [CONT]

MODEL	SHC803/SHC804BM			SHC803/804CM			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>POWER SUPPLY REQUIREMENTS</b>							
Rated Voltage: $\pm V_{CC}$	$\pm 13.5$	$\pm 15$	$\pm 16.5$	*	*	*	V
$V_{DD}$	+4.75	+5.00	+5.25	*	*	*	V
Quiescent Current (no load)							
SHC804: $+V_{CC}$		30	35	*	*	*	mA
SHC804: $-V_{CC}$		15	20	*	*	*	mA
SHC804: $V_{DD}$		5	10	*	*	*	mA
SHC803: $+V_{CC}$		33	40	*	*	*	mA
SHC803: $-V_{CC}$		18	25	*	*	*	mA
SHC803: $V_{DD}$		5	10	*	*	*	mA
Power Dissipation: SHC804		700	875	*	*	*	mW
Power Dissipation: SHC803		790	1100	*	*	*	mW
<b>TEMPERATURE RANGE</b>							
Specification	-25		+85	*		*	$^{\circ}C$
Storage	-55		+125	*		*	$^{\circ}C$

\*Specification same as SHC803/SHC804BM.

NOTES: (1) FSR means Full Scale Range and is 20V for SHC803 and SHC804. (2) Sensitivity of Offset plus Charge Offset. (3) With respect to HOLD. For HOLD add 5nsec typical. (4) With buffer connected to the sample/hold amplifier.

## MECHANICAL

Denotes pin 1


Pin numbers shown for reference only. Numbers may not be marked on package.

NOTE: Leads in true position within .010" (.25mm) R at MMC at seating plane.

CASE: Nickel-plated steel  
MATING CONNECTOR: 245MC  
WEIGHT: 8.4 grams (0.3oz)  
HERMETICITY: Conforms to method 1014 Condition C Step 1 (fluorocarbon) of MIL-STD-883 (gross leak)

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.365	1.385	34.67	35.18
B	.790	.810	20.07	20.57
C	.170	.250	4.32	6.35
D	.016	.021	0.41	0.53
G	.100 BASIC		2.54 BASIC	
H	.125	.150	3.18	3.81
K	.150	.300	3.81	7.62
L	.600 BASIC		15.24 BASIC	
R	.080	.110	2.03	2.79

## CONNECTION DIAGRAMS



## ABSOLUTE MAXIMUM RATINGS

Input Overvoltage	±15V
+V <sub>CC</sub> to V <sub>CC</sub> COMMON	0 to +18V
-V <sub>CC</sub> to V <sub>CC</sub> COMMON	0 to -18V
Voltage on Digital Inputs (pins 11 and 12)	-0.5V to +7V
Power Dissipation	1500mW
V <sub>DD</sub> to DCOM	-0.5V
Analog Output	Indefinite Short to V <sub>CC</sub> COM

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## PIN ASSIGNMENTS

Pin	Name	Description
1	Sample/Hold Output	Analog voltage output
2	NC	Not connected
3	NC	Not connected
4	NC	Not connected
5	NC	Not connected
6	NC	Not connected
7	NC	Not connected
8	NC	Not connected
9	V <sub>DD</sub>	Logic supply
10	DCOM	Logic supply common
11	HOLD	Logic "1" = HOLD
12	HOLD	Logic "0" = HOLD
13	S/H In	SHC804 input; for SHC803 connect pin 13 to pin 14
14	Buffer Out, SHC803 only	Not connected for SHC804
15	COM	Signal common
16	NC	Not connected
17	Buffer In, SHC803 only	Not connected for SHC804
18	NC	Not connected
19	NC	Not connected
20	NC	Not connected
21	COM	Signal Common
22	-V <sub>CC</sub>	-15V supply
23	V <sub>CC</sub> COM	Analog power common, connected to case
24	+V <sub>CC</sub>	+15V supply

## DISCUSSION OF SPECIFICATIONS

**Throughput Nonlinearity** is defined as total Hold mode, nonadjustable, input to output error caused by charge offset, gain nonlinearity, droop, feedthrough, and thermal transients. It is the inaccuracy due to these errors which cannot be corrected by Offset and Gain adjustments.

**Gain Error** is the difference between the input and output voltage magnitude (in the Sample mode) due to the amplifier gain errors.

**Droop Rate** is the voltage decay at the output when in the Hold mode due to storage capacitor and FET switch leakage current and the input bias current of the output amplifier.

**Feedthrough** is the amount of output voltage change caused by an input voltage change when the sample/hold is in the Hold mode.

**Aperture Delay Time** is the time required to switch from Sample to Hold. The time is measured from the 50% point of the Hold mode control transition to the time at which the output stops tracking the input.

**Aperture Uncertainty Time** is the nonrepeatability of aperture delay time.

**Acquisition Time** is the time required for the sample/hold output to settle to within a given error band of its final value when the sample/hold is switched from Hold to Sample.

**Charge Offset (Pedestal)** is the output voltage change that results from charge coupled into the Hold capacitor through the gate capacitance of the switching field effect transistor. This charge appears as an offset at the output.

**Sample-to-Hold Switching Transient** is the switching transient which appears on the output when the sample/hold is switched from Sample to Hold. Both the magnitude and the settling time of the transient are specified.




FIGURE 1. Definition of Acquisition Time, Droop and Sample-to-Hold Transient.

## OPERATION

A simplified circuit diagram of SHC803/804 is shown on page 1. The SHC803 includes a noninverting unity-gain op amp to serve as a source-impedance buffer when the sample/hold is used with CMOS analog multiplexers. The SHC804 and SHC803 are identical except for this buffer.

In the Sample (track) mode the circuit acts as a unity-gain inverting amplifier. In the Hold mode, the capacitor, C<sub>H</sub>, holds the value of the output at the time the unit was switched to the Hold mode. Additional circuits compensate for switching transients and provide switch leakage current cancellation. The amplifier provides high current drive and low output impedance to external loads.

### GAIN, OFFSET, CHARGE OFFSET

SHC803 and SHC804 have been internally-trimmed to eliminate the need for external trim potentiometers for Gain, Offset (in Sample mode) and Charge Offset (Pedestal). System Gain and Offset errors can be adjusted elsewhere in the system, at an input amplifier preceding the sample/hold, or at an analog-to-digital converter following the sample/hold.

## INSTALLATION

### GROUNDING AND BYPASSING

SHC803 and SHC804 have four COMMON pins (pins 10, 15, 21, and 23) and all must be tied together and connected to the system analog common ( $V_{CC}COM$ ) as close to the package as possible. It is preferable to have a large ground plane surrounding the sample/hold and have all four common pins soldered directly to it. Note that the metal case is internally connected to pin 23; therefore, care must be taken to avoid a ground loop if the case is allowed to contact the ground plane.

Most digital return currents pass through pin 10. Noise from the switch-drive circuit may couple directly into the main op amp summing junction, a very noise-sensitive node. Care must be taken to insure that no voltage differences occur between pin 10 and the other common pins. This is the reason pin 10 must be connected directly to the ground plane.

For the same reason, the logic supply should be kept as free of noise as possible.  $\pm V_{CC}$  supply lines (pins 24 and 22) are internally bypassed to common with  $0.01\mu F$  capacitors. It is recommended that the user install additional external  $0.1\mu F$  to  $1\mu F$  tantalum bypass capacitors at each supply pin.

### SAMPLE/HOLD CONTROL

A TTL logic "0" at pin 11 (or a logic "1" at pin 12) switches the SHC803/804 into the Sample (track) mode. In this mode, the device acts as a unity-gain inverting amplifier, the output following the inverse of the input. A logic "1" at pin 11 (or a logic "0" at pin 12) will switch the SHC803/804 into the Hold mode. The output voltages will be held constant at the value present when the Hold command is given.

If pin 11 is used, pin 12 must be connected to the DCOM (pin 10). If pin 12 is used, pin 11 must be tied to  $V_{DD}$ . Using the HOLD and  $\overline{HOLD}$  inputs as a logic function may adversely affect the charge offset (pedestal). A clean digital signal (no overshoot) at the HOLD or  $\overline{HOLD}$  inputs will also reduce charge offset errors. Pins 11 and 12 present less than one standard TTL load (two LSTTL loads) to the digital drive circuit.

### OUTPUT LOADING

Care must be taken when loading the output of the SHC803/804 to avoid possible oscillations, current limiting and performance variations over temperature.

The maximum capacitive load to avoid oscillations is about  $300pF$ . Recommended resistive load is  $500\Omega$  or more, although values as low as  $250\Omega$  may be used. Acquisition and sample-to-hold settling times are relatively unaffected by resistive loads down to  $250\Omega$  in parallel with capacitive loads up to  $100pF$ . Higher capacitances will affect acquisition and settling times.

### ANALOG SIGNAL SOURCE CONSIDERATIONS

The output impedance of the signal source driving the SHC804 will affect the accuracy of the sample and hold operation both statically (at DC) and dynamically. The

output impedance of the signal source should be low and remain low over a wide bandwidth. A small capacitor at the driving source may help to improve the charge offset errors that are affected by dynamic source impedance.

### SHC803 BUFFER AMPLIFIER

The buffer amplifier incorporated in the SHC803 provides appropriate drive characteristics to the sample/hold amplifier. Again a  $20pF$  to  $50pF$  capacitor added to the output of the buffer amplifier may improve charge offset performance.

The buffer amplifier is optimized for fast settling with  $10V_{P-P}$  signals. However, for step input signals greater than  $10V$ , a protection network (Figure 2) is required to prevent the buffer from overload, resulting in excessive settling time.

The data sheet for the Burr-Brown model ADC803 analog-to-digital converter contains a sample printed circuit board layout incorporating many of the above considerations.




FIGURE 2. SHC803 Buffer Amplifier Protection For Input Steps Greater Than  $10V$ .

## APPLICATIONS

### SIGNAL DIGITIZATION

Sample/hold amplifiers are commonly used to hold input voltages to an A/D converter constant during conversion. Digitizing errors result if the analog signal being digitized varies excessively during conversion.

For example, the Burr-Brown ADC803 is a 12-bit successive-approximation converter with a  $1.5\mu sec$  conversion time. To insure the accuracy of the output data, the analog input signal to the A/D converter must not change more than  $1/2LSB$  during the conversion.

The maximum rate of change for sine wave inputs is  $dv/dt (max) = 2\pi Af(V/sec)$ . If one allows a  $1/2LSB$  change ( $2.44mV$ ) for a  $\pm 10V$  input swing to the A/D converter, the allowable input rate-of-change limit would be  $2.44mV/1.5\mu sec = 1.63mV/\mu sec$ . Thus the sampled sinusoidal signal frequency limit is

$$f = (1.63 \times 10^3) / 2\pi A = 259 / A(Hz)$$

where  $A$  is the amplitude of the sine wave. For a  $\pm 10V$  sine wave this corresponds to a frequency of  $26Hz$ .

A sample/hold in front of the A/D converter "freezes" the converter's input signal whenever it is necessary to make a conversion. The rate-of-change limitation calculated above no longer exists. If a sample/hold has acquired an input signal and is tracking it, the sample/hold can be commanded to hold at any instant. There is

a short delay between the time the hold command is asserted and the time the circuit actually holds. This delay is called aperture delay. The hold command signal can usually be advanced in time to cause the amplifier to hold when one wants it to hold.

The uncertainty in aperture delay, called aperture jitter, is a key consideration. For the SHC803/804 there is a 25psec maximum period during which the input signal should not change, for example, more than 1/2LSB for 12-bit systems. For a  $\pm 10V$  input range (1/2LSB = 2.44mV), the input signal rate of change limitation is  $2.44mV/25psec = 97.6V/\mu sec$ . The equivalent input sine wave frequency is

$$f = 97.6 \times 10^6 / 2\pi A = 15.5 / A(\text{MHz}),$$

60,000 times higher than using the A/D alone.

However, there are other considerations. The resampling rate of an ADC803 is  $1.5\mu sec$  (A/D conversion time) +  $0.3\mu sec$  (sample/hold acquisition time) =  $1.8\mu sec$ . If one samples a sine wave at the Nyquist rate this permits sampling a frequency of 278kHz. The above analysis assumed that the droop rate of the sample/hold is negligible—less than 1/2LSB during the conversion time—and that the large signal bandwidth response of the sample/hold causes negligible waveform distortion.

#### USING THE SHC804 WITH THE ADC803

ADC803 is a  $1.5\mu sec$ , 12-bit successive approximation A/D converter. Its input circuitry has been designed to minimize high frequency current transients that appear at the input of successive approximation A/D converters. The SHC803 and SHC804 have been designed with a fast-settling, low output-impedance amplifier to further minimize the effects of high frequency transient currents present in an output load.

A typical SHC804/ADC803 connection for high-speed digitization is illustrated in Figure 3. A short delay must occur before the A/D start command is asserted since the ADC803 makes its first conversion decision 100nsec after the start command is asserted. Because the SHC804 sample-to-hold settling time is 150nsec (maximum) the additional delay required is about 50nsec. This can be achieved using a one-shot or by using the delay provided by the six inverters of a hex inverter integrated circuit. This combination can be triggered at rates of over 500k samples per second.

Using the input buffer of the SHC803 provides a high input impedance sample/hold for CMOS analog multiplexers such as the high speed Burr-Brown MPC800. The high input impedance of the SHC803 buffer minimizes DC errors caused by the ON resistance of the multiplexer switches and/or relatively high impedance signal sources (Figure 4). The multiplexer can be switched to a new channel as soon as the SHC803 is switched to the Hold mode. The multiplexer/buffer combination settles to the new input value during the sample/hold acquisition time and A/D conversion time. This "overlap" technique results in little or no loss in throughput rate.




FIGURE 3. SHC804 and ADC803 Provide Sampling Rates Over 500k Samples Per Second.




FIGURE 4. Using SHC803 With The MPC800 Analog Multiplexer.



# SHC5320

## High Speed Bipolar Monolithic SAMPLE/HOLD AMPLIFIER

### FEATURES

- 1.5 $\mu$ sec max ACQUISITION TIME TO 0.01%
- 250nsec max HOLD MODE SETTLING TIME
- 0.5 $\mu$ V/ $\mu$ sec max DROOP RATE AT +25°C
- TWO TEMPERATURE RANGES:  
0°C to +75°C (KH)  
-55°C to +125°C (SH)
- FULL DIFFERENTIAL INPUTS
- INTERNAL HOLDING CAPACITOR
- 14-PIN CERAMIC DIP PACKAGE


### DESCRIPTION

The SHC5320 is a bipolar monolithic sample/hold circuit designed for use in precision high-speed data acquisition applications.

The circuit employs an input transconductance amplifier capable of providing large amounts of charging current to the holding capacitor, thus enabling fast acquisition times. It also incorporates a low leakage analog switch and an output integrating amplifier

with input bias current optimized to assure low droop rates. Since the analog switch always drives into a load at virtual ground, charge injection into the holding capacitor is constant over the entire input voltage range. As a result, the charge offset (pedestal voltage) resulting from this charge injection can be adjusted to zero by use of the offset adjustment capability. The device includes an internal holding capacitor to simplify ease of application; however, provision is also made to add additional external capacitance to improve the output voltage droop rate.

The SHC5320 is manufactured using a dielectric isolation process which minimizes stray capacitance (enabling higher-speed operation), and eliminates latch-up associated with substrate SCRs. The SHC5320KH features fully specified operation over the temperature range of 0°C to +75°C, while the SHC5320SH operates over the temperature range of -55°C to +125°C. The device requires  $\pm 15$ V supplies for operation, and is packaged in a reliable 14-pin ceramic dual-in-line package.





# SPECIFICATIONS

## ELECTRICAL

At +25°C, rated power supplies, gain = +1, and with internal holding capacitor, unless otherwise noted.

MODEL	SHC5320KH			SHC5320SH			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT CHARACTERISTICS</b>							
<b>ANALOG</b>							
Voltage Range	±10			*			V
Common-Mode Range	±10			*			V
Input Resistance	1	5		*			MΩ
Input Capacitance			3			*	pF
Bias Current		±100	±300		±70	±200	nA
Bias Current Over Temperature Range			±300			±200	nA
Offset Current		±30	±300		*	±100	nA
Offset Current Over Temperature Range			±300			±100	nA
<b>DIGITAL (over temperature range)</b>							
V <sub>IH</sub> (Logic "1")	2.0			*			V
V <sub>IL</sub> (Logic "0")			0.8			*	V
I <sub>IH</sub> (V <sub>I</sub> = +5V)			0.1			*	μA
I <sub>IL</sub> (V <sub>I</sub> = 0V)			4			*	μA
Logic "0" = SAMPLE							
Logic "1" = HOLD							
<b>OUTPUT CHARACTERISTICS</b>							
Voltage Range	±10			*			V
Current	±10			*			mA
Output Impedance (Hold Mode)		1			*		Ω
Capacitance Load for Stability		300			*		pF
Noise, DC to 10MHz: Sample Mode		125	200		*	*	μV rms
Hold Mode		125	200		*	*	μV rms
<b>DC ACCURACY/STABILITY</b>							
Gain, Open Loop, DC	3 × 10 <sup>5</sup>	2 × 10 <sup>6</sup>		10 <sup>6</sup>	*		V/V
Input Offset Voltage		±0.5			±0.2		mV
Input Offset Voltage Over Temperature Range			±1.5			±2	mV
Input Offset Voltage Drift		±5	±20		*	±15	μV/°C
CMRR <sup>(1)</sup>	72	90		80	*		dB
Power Supply Rejection <sup>(2)</sup> : +V <sub>CC</sub>	80			*			dB
-V <sub>CC</sub>	65			*			dB
<b>HOLD-TO-SAMPLE MODE DYNAMIC CHARACTERISTICS</b>							
Acquisition Time, A = -1, 10V Step <sup>(3)</sup> :							
to ±0.01%		1	1.5		*	*	μsec
to ±0.1%		0.8	1.2		*	*	μsec
<b>SAMPLE MODE</b>							
Gain-bandwidth Product (Gain = +1) <sup>(4)</sup> :							
C <sub>H</sub> = 100pF		2			*		MHz
C <sub>H</sub> = 1000pF		180			*		kHz
Full Power Bandwidth <sup>(5)</sup>		600			*		kHz
Slew Rate <sup>(6)</sup>		45			*		V/μsec
Rise Time <sup>(4)</sup>		100			*		nsec
Overshoot <sup>(4)</sup>		15			*		%
<b>SAMPLE-TO-HOLD MODE DYNAMIC CHARACTERISTICS</b>							
Aperture Time <sup>(7)</sup>		25			*	*	nsec
Effective Aperture Time	-50	-25	0	*	*	*	nsec
Aperture Uncertainty (Aperture Jitter)		0.3			*	*	nsec
Charge Offset (Pedestal) <sup>(8)</sup> (adjustable to zero)		1			*	*	mV
Charge Transfer <sup>(8)</sup>		0.1	0.5		*	*	pC
Sample-to-Hold Transient Settling Time to ±0.01% of FSR		165	250		*	*	nsec
<b>HOLD MODE</b>							
Droop <sup>(9)</sup>		0.08	0.5		*	*	μV/μsec
Droop at Maximum Temperature		1.2	100		17	*	μV/μsec
Drift Current <sup>(9)</sup>		8	50		*	*	pA
Drift Current at Maximum Temperature		0.12	10		1.7	*	nA
Feedthrough, 10V p-p, 100kHz sine wave		2			*	*	mV
<b>POWER SUPPLIES</b>							
+V <sub>CC</sub>	+14.5	+15	+16	*	*	*	V
-V <sub>CC</sub>	-14.5	-15	-16	*	*	*	V
+I <sub>CC</sub> (+V <sub>CC</sub> = 15V) <sup>(9)</sup>		11	13		*	*	mA
-I <sub>CC</sub> (-V <sub>CC</sub> = 15V) <sup>(9)</sup>		-11	-13		*	*	mA

## ELECTRICAL (CONT)

MODEL	SHC5320KH			SHC5320SH			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>TEMPERATURE RANGE</b>							
Specification	0		+75	-55		+125	°C
Storage	-65		+150				°C
<b>PACKAGE</b>	Hermetic Ceramic			Hermetic Ceramic			

\*Specification same as grade to the left.

NOTES: (1)  $V_{CM} = \pm 5VDC$ . (2) Based on a  $\pm 0.5V$  swing for each supply with all other supplies held constant. (3)  $V_O = 10V$  step,  $R_L = 2k\Omega$ ,  $C_L = 50pF$ . (4)  $V_O = 200mV$  p-p,  $R_L = 2k\Omega$ ,  $C_L = 50pF$ . (5)  $V_{IN} = 20V$  p-p,  $R_L = 2k\Omega$ ,  $C_L = 50pF$ , unattenuated output. (6)  $V_O = 20V$  step,  $R_L = 2k\Omega$ ,  $C_L = 50pF$ . (7) Simulated only, not tested. (8)  $V_{IH} = 0V$ ,  $V_{IH} = +3.5V$ ,  $t_r < 20nsec$  ( $V_{IL}$  to  $V_{IH}$ ). (9) Specified for zero differential input voltage between pins 1 and 2. Supply current will increase with differential input (as may occur in the Hold mode) to approximately  $\pm 28mA$  average at 20V differential.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Voltage Between +V<sub>cc</sub> and -V<sub>cc</sub> Terminals ..... 40V  
 Input Voltage ..... Actual Supply Voltage  
 Differential Input Voltage .....  $\pm 24V$   
 Digital Input Voltage ..... +8V, -15V  
 Output Current, continuous<sup>(2)</sup> .....  $\pm 20mA$   
 Internal Power Dissipation ..... 450mW  
 Storage Temperature Range .....  $-65^\circ C < T_A < +150^\circ C$   
 Output Short-circuit Duration<sup>(3)</sup> ..... Momentary to Common  
 Lead Temperature (soldering, 10 seconds) ..... 300°C


**CAUTION: These devices are sensitive to electrostatic discharge. Appropriate I.C. handling procedures should be followed.**

NOTES: (1) Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied. (2) Internal power dissipation may limit output current to less than +20mA (3) **WARNING: This device cannot withstand even a momentary short circuit to either supply.**


## PIN ASSIGNMENTS

Pin 1	-Input	14	Mode Control
2	+Input	13	Supply Common
3	Offset Adjust	12	NC
4	Offset Adjust	11	External Hold Capacitor
5	-V <sub>cc</sub>	10	NC
6	Reference Common	9	+V <sub>cc</sub>
7	Output	8	Bandwidth Control

## CONNECTION DIAGRAM




## MECHANICAL



# TYPICAL PERFORMANCE CURVES

$\pm V_{CC} = 15V$ .



## DISCUSSION OF SPECIFICATIONS

### WHAT IS A SAMPLE/HOLD AMPLIFIER?

A sample/hold amplifier (also sometimes called a track-and-hold amplifier) is a circuit that captures and holds an analog voltage at a specific point in time under control of an external circuit, such as a microprocessor. This type of circuit has many applications; however, its primary use is in data acquisition systems which require that the voltage be captured and held during the analog-to-digital conversion process. Use of a sample/hold effectively increases the bandwidth of a data acquisition system by a significant amount. For further discussion of this capability, refer to "Signal Digitization" in the Applications section of this data sheet.

The ideal sample/hold amplifier in its simplest form contains four primary components as illustrated in Figure 1, although in actual practice they may not be internally connected exactly as shown. Amplifier  $A_1$ , the input

buffer, provides a high impedance load to the source circuit and supplies charging current to the holding capacitor  $C_H$ . Switch  $S_1$  opens and closes under external control to gate the buffered input signal to the holding circuit or to remove it so that the most recently sampled signal will be held. Amplifier  $A_2$  serves to present a high impedance load to the holding capacitor and to provide a low impedance voltage source for external loads. A




FIGURE 1. Ideal Sample/ Hold Amplifier.

minimum of three terminals are provided for the user: input, output, and mode control (or sample/hold control). When  $S_1$  is closed, the output signal follows the input signal, subject to errors imposed by amplifier bandwidth and other errors as discussed below. When  $S_1$  is opened, the voltage stored on the holding capacitor will be held indefinitely (in the ideal case), and will appear at the output of the circuit until  $S_1$  is again closed under command of the mode control signal.

The following discussion of specifications covers the critical types of errors which may be experienced in applications of a sample/hold amplifier. These errors are depicted graphically in Figure 2, and in the Typical Performance Curves.




FIGURE 2. Illustration of Sample/ Hold Specifications.

**Acquisition Time** is the time required for the sample/hold output to settle within a given error band of its final value after the sample mode is initiated. Included in this time are effects of switch delay time, slew rate of the buffer amplifier, and settling time for a specified change in held voltage value. Slew rate limitations of the buffer amplifier will cause actual acquisition time to be highly dependent on the amplitude of the voltage to be acquired, relative to the value already held by the capacitor. Therefore, proper specification of sample/hold amplifier performance includes definition of both output value step size and required error band accuracy.

**Aperture Time** (or aperture delay time) is the time required for switch  $S_1$  to open and remove the charging signal from the capacitor after the mode control signal has changed from "sample" to "hold". This time is measured from the 50% point of the Hold mode transition to the time at which the output stops tracking the input. This parameter is very important in applications for which the input signal is changing very rapidly when the Hold mode is initiated.

**Effective Aperture Time** is the difference in propagation delay times of the analog signal and the mode control signal from their respective input pins to switch  $S_1$ . This time may be negative, zero, or positive. A negative value indicates that the mode control propagation delay is shorter than the analog propagation delay, with the result that the analog value present on the capacitor at the time the switch opens occurred earlier than the appli-

cation of the mode control signal by the amount of the effective aperture delay time.

**Aperture Uncertainty** (or aperture jitter) is the variation observed in the aperture time over a large number of observations. This parameter is important when the analog input is a rapidly changing signal, as aperture uncertainty contributes to lack of knowledge (at the output) about the true value of the input at the precise time the Hold mode is initiated. The maximum input frequency for a given acceptable error contribution due to aperture uncertainty is

$$f_{\max} = \text{Maximum Fractional Error} / 2\pi t_a$$

where Maximum Fractional Error (MFE) is the ratio of the maximum allowable error voltage to peak voltage, and  $t_a$  is the aperture uncertainty time. For a bipolar  $\pm 10\text{V}$  signal and a maximum uncertainty error of  $1/2\text{LSB}$  in a 12-bit system, the MFE is equal to  $1/2\text{LSB} \div V_{\text{PEAK}} = 2.44\text{mV} \div 10\text{V} = 0.000244\text{V/V}$ , since  $1/2\text{LSB} = 2.44\text{mV}$  for a 20V full-scale range.

For the same system operating with a unipolar 0V to 10V signal, MFE would be 0.000122V/V.

**Charge Offset** (pedestal) is the output voltage change that results from charge transfer into the hold capacitor through stray capacitance when the Hold mode command is given. This charge appears as an offset voltage at the output, and in some sample/hold amplifiers may be a function of the input voltage.

Charge offset is specified for the SHC5320 using only the internal holding capacitor. When an external capacitor is added, charge offset is calculated as Charge Transfer (pC) divided by total hold capacitance. Charge Transfer is also specified for the SHC5320, and total hold capacitance is the sum of the internal hold capacitor value (100pF) and the external hold capacitor. Since charge transfer is not a function of analog input voltage for the SHC5320, this error may be removed by means of the offset adjustment capability of the amplifier.

**Droop Rate** is the change in output voltage over time during the Hold mode as a result of hold capacitor leakage, switch leakage, and bias current of the output amplifier. Droop rate varies with temperature and the quality of the external holding capacitor, if used. Careful circuit layout is also required to minimize droop.

**Drift Current** is the net leakage current affecting the hold capacitor during the Hold mode. With knowledge of the drift current, droop can be calculated as:

$$\text{Droop (V/sec)} = I_D(\text{pA}) / C_H(\text{pF})$$

**Hold Mode Feedthrough** is the fraction of the input signal which appears at the output while in the Hold mode. It is primarily a function of switch capacitance, but may also be increased by poor layout practices.

**Hold Mode Settling Time** is the time required for the sample-to-hold transient to settle within a specified error band.

## OPERATING INSTRUCTIONS

### OFFSET ADJUSTMENT

The offset should be adjusted with the input grounded. During the adjustment, the sample/hold should be switching continuously between the Sample and the Hold modes. The offset should then be adjusted to zero output for the periods when the amplifier is in the Hold mode. In this way, the effects of both amplifier offset and charge offset will be accounted for.

### SAMPLE/HOLD CONTROL

A TTL logic "0" applied to pin 14 switches the SHC5320 into the Sample (track) mode. In this mode, the device acts as an amplifier which exhibits normal operational amplifier behavior, with the relationship of output to input signal depending upon the circuit configuration selected (see the Installation section below). Application of a logic "1" to pin 14 switches the SHC5320 into the Hold mode, with the output voltage held constant at the value present when the hold command is given. Pin 14 presents less than one LSTTL load to the driving circuit throughout the full operating temperature range.

### ADDITION OF AN EXTERNAL CAPACITOR

The SHC5320 contains an internal 100pF MOS holding capacitor, sufficient for most high-speed applications. If improved droop performance is desired (with increased acquisition time), additional capacitance may be added between pins 7 and 11. If an external holding capacitor  $C_H$  is used, then a noise-bandwidth capacitor with a value of  $0.1C_H$  should be connected from pin 8 to ground. The exact value and type of this bandwidth capacitor are not critical.

Capacitors with high insulation resistance and low dielectric absorption, such as Teflon® or polystyrene units, should be used as storage elements (polystyrene should not be used above +85°C). Care should be taken in the printed circuit layout to minimize leakage currents from the capacitor to minimize droop errors.

The value of the external capacitor determines the droop, charge offset, and acquisition time of the sample/hold. Both droop and charge offset will vary linearly with total hold capacitance from the values given in the specification table for the internal 100pF capacitor. The behavior of acquisition time versus total hold capacitance is shown in the Typical Performance Curves.

### OUTPUT PROTECTION

In order to optimize high-frequency performance of this device, output protection is not included. This high-frequency performance is mandatory for a good sample/hold, which must absorb high-frequency changes in load current when driving a successive-approximation A/D converter. Due to the lack of output protection, the output circuit will not tolerate an indefinite short to common, but a momentary short is permissible. The output should never be shorted to supply.

Teflon® DuPont Corporation

## INSTALLATION

### LAYOUT PRECAUTIONS

Since the holding capacitor is connected to virtual ground at one end (pin 11) and to a low-impedance voltage source at the other (pin 7), the SHC5320 does not require the use of guard rings and other careful layout techniques which are required by many sample/hold circuits. However, normal good layout practice should be observed, minimizing the possibility of leakage paths across the holding capacitor. As in all digital-analog circuits, analog signal lines on the circuit board should cross digital signal paths at right angles whenever possible.

### GROUNDING AND BYPASSING

Pin 6 (REFERENCE COMMON) should be connected to the system analog signal common as close to the unit as possible. Likewise, pin 13 (SUPPLY COMMON) should be connected to the system supply common. If the system design prevents running these two common lines separately, they should be connected together close to the unit, preferably to a large ground plane surrounding the sample/hold. Bypass capacitors (0.01 $\mu$ F to 0.1 $\mu$ F ceramic in parallel with 1 $\mu$ F to 10 $\mu$ F tantalum) should be connected from each power supply terminal of the device to pin 13 (SUPPLY COMMON).

### OFFSET ADJUSTMENT

Offset adjustment capability may be achieved by connecting a 10k $\Omega$ , 10-turn potentiometer as illustrated in Figure 3.




FIGURE 3. Connection of Offset Adjustment Potentiometer.

### NONINVERTING MODE

The most common application of the SHC5320 will utilize the connection illustrated in Figure 4. In this mode of operation, the sample/hold will operate as a unity-gain noninverting amplifier when in the Sample mode, and the output signal will track the input. The high bandwidth of the SHC5320 and the large open-loop gain assure that gain error will be minimized.

When sampling lower-amplitude signals, the SHC5320 may also be connected as a noninverting amplifier with gain, as illustrated in Figure 5. In this circuit the gain of the amplifier is equal to  $1 + R_2/R_1$  when sampling.




FIGURE 4. Noninverting Unity-Gain Connections.




FIGURE 5. Noninverting Configuration with Gain =  $1 + R_2/R_1$ .

### INVERTING MODE

Unlike most sample/holds, the SHC5320 may also be connected to act as an inverting amplifier, as shown in Figure 6. For this configuration, the gain is equal to  $-R_2/R_1$ .

For further discussions of operational amplifiers and how to use them, consult the Burr-Brown/McGraw-Hill Electronics Series of reference books, available through your local Burr-Brown sales office.

### INPUT OVERLOAD PROTECTION

It is possible that the input transconductance amplifier of the SHC5320 will saturate when the unit is in the Hold mode, due to a nonzero differential signal appearing between pins 1 and 2. This differential signal may be the result of a rapidly changing input signal or application of a new channel from an input multiplexer. When the input buffer is saturated in this fashion, acquisition time may be degraded because of the time required for




FIGURE 6. Inverting Configuration with Gain =  $-(R_2/R_1)$ .

the buffer to recover from saturation. In addition, the input buffer, which is designed to provide large amounts of charging current to the output integrator, may draw large amounts of supply current which may exceed 40mA peak in some applications. For these reasons, it is desirable to limit the differential voltage which may appear at the summing junction of the input buffer. Figures 7 and 8 illustrate possible methods of providing this




FIGURE 7. Input Overload Protection—Inverting Configuration.




FIGURE 8. Input Overload Protection—Noninverting Configuration.

voltage limitation for the inverting and noninverting configurations. The diodes may be Schottky diodes, which will provide the fastest clamping action and lowest

clamping voltage, but fast signal diodes such as 1N914 will also work in most applications. In each configuration the value of  $R_1$  should be large enough to avoid excessive loading of the input signal source. Similarly,  $R_2$  should have a value of  $2k\Omega$  or greater to insure sufficient load current capability from the sample/hold. If the value of  $R_2$  becomes too large, however, the added capacitance of the diodes may change the sample/hold phase response enough to cause oscillation.

## APPLICATIONS

### SIGNAL DIGITIZATION

Sample/hold amplifiers are normally used to hold input voltages to an A/D converter constant during conversion. Digitizing errors result if the analog signal being digitized varies excessively during conversion.

For example, the Burr-Brown ADC80H-AH-12 is a 12-bit successive-approximation converter with a  $25\mu\text{sec}$  conversion time. To insure the accuracy of the output data, the analog input signal to the A/D converter must not change more than  $1/2\text{LSB}$  during conversion.

The maximum rate of change of a sine wave of frequency,  $f$ , is  $dv/dt(\text{max}) = 2\pi Af(\text{V/sec})$ . If one allows a  $1/2\text{LSB}$  change ( $2.44\text{mV}$ ) for a  $\pm 10\text{V}$  input swing to the A/D converter, the allowable input rate-of-change limit would be  $2.44\text{mV}/25\mu\text{sec} = 0.0976\text{mV}/\mu\text{sec}$ . Thus the sampled sinusoidal signal frequency limit is

$$f = (0.0976 \times 10^3) / 2\pi A = 15.5 / A \text{ (Hz)},$$

where  $A$  is the peak amplitude of the sine wave. For a  $\pm 10\text{V}$  sine wave, this corresponds to a frequency of  $1.6\text{Hz}$ , hardly acceptable for the majority of sampled data systems.

However, a sample/hold in front of the A/D converter "freezes" the converter's input signal whenever it is necessary to make a conversion. The rate-of-change limitation calculated above no longer exists. If a sample/hold has acquired an input signal and is tracking it, the sample/hold can be commanded to hold it at any instant in time. There is a short delay (aperture delay) between the time the hold command is asserted and the time the circuit actually holds. The hold command signal can usually be advanced in time (or delayed, in the case of negative effective aperture delay) to cause the amplifier to hold the signal actually desired.

Aperture uncertainty (also called aperture jitter) is also a key consideration. For the SHC5320 there is a 300psec period during which the signal should not change more than the amount allowed for aperture uncertainty in the system error budget, perhaps 1/2LSB for a 12-bit system. For a  $\pm 10V$  input range (1/2LSB = 2.44mV), the input signal rate of change limitation is  $2.44mV/0.3nsec = 8.13mV/nsec$ . The equivalent input sine wave frequency is

$$f = 8.13 \times 10^6 / 2\pi A = 1.29/A \text{ (MHz)},$$

a factor of almost 84,000 higher than using the A/D alone.

However, there are other considerations. The resampling rate of an ADC80H/SHC5320 combination is 26.5 $\mu$ sec (25 $\mu$ sec A/D conversion time plus 1.5 $\mu$ sec S/H acquisition time). Sampling a sine wave at the Nyquist rate, this permits a maximum input signal frequency of 37.7kHz. The above analysis assumes that the droop rate of the sample/hold is negligible—less than 1/2LSB during the conversion time—and that the large signal bandwidth response of the sample/hold causes negligible waveform distortion. Both of these assumptions are valid for the SHC5320 in this application.

## DATA ACQUISITION

The SHC5320 may be used to hold data for analog-to-digital conversion or may be used to provide pulse-amplitude modulation (PAM) data output (see Figures 9 and 10).




FIGURE 9. Typical Data Acquisition Configuration.




FIGURE 10. PAM Output.

## DATA DISTRIBUTION

The SHC5320 may be used to hold the output of a digital-to-analog converter and distribute several different analog voltages to different loads (see Figure 11).

## HIGH-SPEED DATA ACQUISITION

The minimum sample time for one channel in a data acquisition system is usually considered to be the acquisition time of the sample/hold plus the conversion time of the A/D converter. If two or more sample/holds are used with a multiplexer (such as the Burr-Brown MPC8S or MPC16S) as shown in Figure 12, the acquisition time of the sample/hold can be virtually eliminated. While the first channel is in hold and switched into the A/D converter, the multiplexer may be addressed to the next channel. The second sample/hold will have acquired this signal by the time the conversion is complete. Then, the sample/holds reverse roles and another channel is addressed. In low level systems an instrumentation amplifier (such as the Burr-Brown INA101) and a differential multiplexer (such as the Burr-Brown MPC4D or MPC8D) may be required in front of the sample/hold. The settling and acquisition times of the multiplexer, instrumentation amplifier, and sample/hold can be eliminated from the total conversion time as before by operating in this overlapped mode with the sample/holds.






FIGURE 11. Typical Data Distribution Configuration.





FIGURE 12. Typical Overlapped Sample/ Hold Configuration.



# DATA ACQUISITION SUBSYSTEMS



If your system requires data acquisition and conversion, you may want to consider one of our system data modules (SDM) or microprocessor compatible modules (MP). Each contains a multiplexer, A/D converter, and timing and control logic, with instrumentation amplifiers and sample/hold circuits also available in some modules for use in capturing low-level and high-frequency signals. The microprocessor compatible modules (MPs) are SDMs which contain address decoding and specialized control logic, making them compatible with most available microprocessors. These subsystems, fully tested at the factory, have a proven record of reliability.

Modules of this type are very popular in applications requiring rapid design turn-around, and also where the user lacks the necessary skill and experience in performing fully optimized analog circuit layouts and component performance matching. Typical applications include industrial measurement and control (such as process monitoring), test equipment, and any other application requiring total guaranteed performance with a minimum of utilized space.

As with all Burr-Brown conversion products, these units are designed to provide a total solution.

# SELECTION GUIDE

## DATA ACQUISITION COMPONENTS

These components provide a complete data acquisition function in one small package. You can devote your design efforts to other tasks because the totally self-contained component includes input

multiplexer, sample-and-hold amplifier and 12-bit A/D converter. Timing and control logic, clock, and reference are all included.

DATA ACQUISITION COMPONENTS							
Description	Model	Channels	Resolution (Bits)	Throughput Accuracy (% of FSR)	Throughput Rate, min (kHz)	Package	Page
Hybrid, $\pm 10V$ Input	SDM854AG	16 single-ended,	12	$\pm 0.048$	33	QIP <sup>(1)</sup>	8-7
	SDM854BG	8 differential	12	$\pm 0.024$	25	QIP	8-7
Hybrid	SDM856JG	16 single-ended,	12	$\pm 0.048$	33	QIP	8-12
	SDM856KG	8 differential	12	$\pm 0.024$	25	QIP	8-12
Hybrid, Low Level	SDM857JG	16 single-ended,	12	$\pm 0.048$	22	QIP	8-12
	SDM857KG	8 differential	12	$\pm 0.024$	18	QIP	8-12

NOTES: (1) Quad in-line package.

MICROPROCESSOR INTERFACED ANALOG INPUT SYSTEMS							
Description	Model	Channels	Resolution (Bits)	Accuracy, max (% of FSR)	Throughput max (ppm/ $^{\circ}C$ )	Tempco, Package	Page
High Accuracy	MP32BG	16 single-ended	12	$\pm 0.05$	$\pm 60$	QIP	8-3
	MP32CG	8 differential	12	$\pm 0.025$	$\pm 60$	QIP	8-3

FOR A COMPLETE  
 DATA SHEET,  
 SEE PDS-424B

## Microprocessor-Interfaced 12-BIT DATA ACQUISITION SYSTEM

### FEATURES


- INTERFACES WITH SEVERAL MICROPROCESSOR TYPES WITHOUT ADDITIONAL COMPONENTS
- COMPATIBLE WITH SEVERAL MINICOMPUTERS
- EASY TO PROGRAM

One instruction acquires data as a memory-mapped device

Two instructions acquire data as an accumulator I/O device

### DESCRIPTION

The MP32 is a complete analog input system and interfaces to many microprocessors without additional external components. Contained in an 80-pin quad-in-line package, it includes a 12-bit CMOS A/D converter, instrumentation amplifier, input multiplexer that accepts up to 16 single-ended signals or 8 differential signals, an address decoder, and control logic. Logic to generate interrupt, halt, and direct memory access request signals is also included. The system can digitize low level or high level analog signals. Gain of the internal instrumentation amplifier can be programmed with a single external resistor allowing input ranges as low as  $\pm 10\text{mV}$ .



# DESCRIPTION (CONT)

## ANALOG MULTIPLEXERS

Two 8-channel CMOS analog multiplexers are used on the input which permits selection of 16 single-ended or 8 differential inputs. A 16-channel-pseudo-differential mode of operation can also be achieved by connecting the amplifier's inverting input to a common, remote signal ground. Channels are addressed by the address decoder which is connected directly to the microprocessor address bus. The number of input channels can be expanded without limit using external multiplexers.

## INSTRUMENTATION AMPLIFIER

The instrumentation amplifier is a low drift, differential amplifier featuring high speed at gains above unity and gain programming with an external resistor. Gain may be selected from unity to 500.

## ANALOG-TO-DIGITAL CONVERTER

The 12-bit A/D converter is a CMOS, successive approximation device with 40 $\mu$ sec conversion time and three-state outputs. Laser-trimmed, compatible thin-film networks are used to assure linearity and stability over wide temperature ranges.

## ADDRESS DECODER

The 12-bit address decoder has been included in the MP32 so the device can be uniquely specified within 4k bands of the address field. If further decoding is required, the chip select (CS) pin can provide a 13th bit and the output of an external decoder can be connected to the internal address decoder output "wired-AND" node.

## DELAY TIMER

A time delay between channel selection and start of conversion is built into the MP32 and is described in detail in the Analog Input Configuration section.

## CONTROL LOGIC

The control logic generates signals to halt or interrupt the CPU while conversion takes place and to signal the CPU when conversion is complete and data can be read. Enable signals are also generated to gate the data onto the data bus.

## REFERENCE

The internal voltage reference of the MP32 has been optimized for stable outputs with respect to temperature. Output current up to 2mA can be drawn externally from the reference outputs.




FIGURE 1. System Block Diagram.

# SPECIFICATIONS

## ELECTRICAL

Typical at +25°C and rated supplies unless otherwise noted.

MODEL	MP32BG AND MP32CG			UNITS
	MIN	TYP	MAX	
<b>TRANSFER CHARACTERISTICS</b>				
Resolution <sup>(1)</sup>	12	12	12	Bits
Number of Channels		16 Single-ended/8 Differential		
Throughput Rate <sup>(1)</sup> at G = 1	50	70	80	μsec/Channel
<b>ANALOG INPUT/OUTPUT</b>				
ADC Voltage Input Ranges <sup>(2)</sup>				
Bipolar <sup>(3)</sup>		±10		V
Unipolar <sup>(1)</sup>		0 to +10		V
Amplifier Gain Range		1 to 500		V/V
Gain Equation		1 + (25kΩ/R <sub>EXT</sub> )		
Input Voltage Without Damage			±35	V
Input Voltage for Multiplexer Operation			±10	V
Input Impedance				Ω
Off Channel			10 <sup>18</sup>	
On Channel		1.5	1.8	kΩ
Bias Current				nA
+25°C			300	
0°C to +70°C			400	
Amplifier Output Noise G = 100, R <sub>S</sub> = 1500Ω		1.2		mV, rms
		7.0		mV, p-p
Amplifier Input Offset		±0.5	±7.0	mV
Amplifier Input Offset Drift (R <sub>source</sub> = 1.5kΩ max)		±[7 + (90/G)]	±[26 + (190/G)]	μV/°C
Amplifier Gain Drift, (R <sub>EXT</sub> ≤ 10ppm/°C)				
G = 1			±10	ppm/°C
G = 10			±110	ppm/°C
G = 100			±120	ppm/°C
G = 500			±120	ppm/°C
Amplifier Settling Time to ±0.01% of FSR				
G = 1 <sup>(1)</sup>			15	μsec
G = 10		20		μsec
G = 100		25		μsec
G = 500		100		μsec
CMRR for Differential Inputs DC to 60Hz	80	84		dB
Instrumentation Amplifier				
Power Supply Sensitivity			[1 + (2/G)] 10 <sup>-4</sup>	% FSR/%ΔV
<b>ACCURACY</b>				
System RSS Accuracy <sup>(4)</sup> at 25kHz Throughput				
G = 1, BG			±0.05	
CG			±0.025	
Linearity, BG			±0.025	% FSR
CG			±0.0125	% FSR
Differential Linearity, BG		±0.025		% FSR
CG		±0.0125		% FSR
Gain Error		Adjustable to Zero		
Offset Error		Adjustable to Zero		
System RSS Accuracy at 1kHz Throughput				
G = 500			±0.39	%FSR
ADC Accuracy Drift				
Linearity			±3	ppm/°C
Gain			±10	ppm/°
Reference Drift				
Ref Out (Pin 63)			±15	ppm/°C
Bipolar Offset (Pin 65)			±25	ppm/°C
System Accuracy Drift (Excluding IA)				
Unipolar			±25	ppm/°C
Bipolar			±60	ppm/°C
No Missing Codes (-25°C to +85°C)(Bits 1 thru 12)CG		Guaranteed		
(Bits 1 thru 11)BG		Guaranteed		

# ELECTRICAL (CONT)

MODEL	MP32BG AND MP32CG			UNITS
	MIN	TYP	MAX	
Power Supply Sensitivity (Excluding IA) ±15VDC +5VDC			±0.008 ±0.0002	% FSR/%ΔV % FSR/%ΔV
<b>DIGITAL INPUT/OUTPUT</b>				
Biopolar Code Unipolar Code Logic Loading Pin (21) Logic Loading Pin (60) All Other Digital Inputs Output Drive Analog Input Channels Selected By: Output Data	1TTL Load	Bipolar Offset Binary Unipolar Straight Binary  A1-A4 D0-D7	3LSTTL 2LSTTL 1LSTTL	
<b>POWER REQUIREMENTS</b>				
Rated Power Supply Voltages(1) Power Supply Ranges for Rated Accuracy Power Supply Operating Range (±15VDC only) Supply Drain	±10	±15, +5 +4.75 to +5.25 and ±11.4 to ±15.75	±18	VDC VDC VDC
+15VDC -15VDC +5VDC Power Dissipation (at rated supplies)		10 15 80 700	20 20 160 1300	mA mA mA mW
<b>TEMPERATURE RANGE</b>				
Specification Operating Storage	-25 -40 -55		+85 +100 +125	°C °C °C

**NOTES:**

1. These parameters are 100% tested. 2. Input voltage must be kept 2V below supply voltage. 3. External amplifier required. 4. Gain and offset adjust to zero.

### MECHANICAL

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	2.120	2.180	53.85	55.37
B	1.670	1.720	42.42	43.69
C	.170	.230	4.32	5.84
D	.018	.021	0.46	0.53
F	.035	.050	0.89	1.27
G	.100 BASIC		2.54 BASIC	
H	.100 BASIC		2.54 BASIC	
K	.350	.250	3.81	5.35
L	1.500 BASIC		38.1 BASIC	
N	.002	.010	0.05	0.25
P	.050 BASIC		1.27 BASIC	
R	.100 BASIC		2.54 BASIC	
T	.200 BASIC		5.08 BASIC	
U	1.100 BASIC		27.94 BASIC	

**NOTE:**  
LEADS IN TRUE POSITION  
WITHIN 0.015" 0.38mm R @  
MMC AT SEATING PLANE.

Pin numbers shown for reference only. Numbers may not be marked on package.

**MATERIAL:** Ceramic  
**WEIGHT:** 32 grams (1.2 oz.)  
**MATING CONNECTOR:** 2350MC (set of four 20 pin strips)

### PIN ASSIGNMENTS

	Pin	No.	
IA GAIN SELECT	1	41	DACK/INTA
IA IN HI/MUX OUT HI	2	42	INT
IA GAIN SELECT	3	43	DRQ
ADC GAIN ADJUST	4	44	MEMR
	IN7	45	DBIN
	IN6	46	MEMW
	IN5	47	DELAY ADJUST
	IN4	48	READY
	IN3	49	DELAY OUTPUT
	IN2	50	+5VDC
	IN1	51	DIG COM
	IN0	52	START CONV
MUX ENABLE 1	13	53	D7 MSB
MUX ENABLE 2	14	54	D6
SIN/DIF	15	55	D5
	A0	56	D4
	A1	57	D3
	A2	58	D2
	A3	59	D1
	A4	60	D0 LSB
LOGIC INPUT	21	61	-15VDC
	A5	62	+15VDC
	A5	23	63 REF TEST POINT
	A6	24	64 ANA COM
	A6	25	65 BIPOLAR OFFSET
	A7	26	66 NC
	A7	27	67 ADC IN
	A8	28	68 IA OUT
	A8	29	69 IN8/RET0
	A9	30	70 IN9/RET1
	A9	31	71 IN10/RET2
	A10	32	72 IN11/RET3
	A10	33	73 IN12/RET4
	A11	34	74 IN13/RET5
	A11	35	75 IN14/RET6
CHIP SELECT CS	36	76	IN15/RET7
	NC	37	77 MUX OUT LO
	NC	38	78 OFFSET NULL
RESET	39	79	IA IN LO
ADDR DECODE	40	80	EN1





# SDM854

FOR A COMPLETE  
DATA SHEET,  
SEE PDS-423D


## HYBRID DATA ACQUISITION SYSTEM

### FEATURES

- 12-BIT,  $\pm 0.012\%$  LINEARITY ERROR
- INPUTS UP TO  $\pm 10$  VOLTS
- WIDE TEMPERATURE RANGE
- SELECTABLE 16 SINGLE, 8 DIFFERENTIAL INPUTS
- THREE-STATE OUTPUT BUFFERS

### DESCRIPTION

The SDM854 is a complete data acquisition system contained in a miniature 2.2" x 1.7" x 0.22" (55.9mm x 43.2mm x 5.6mm) ceramic package. This system offers all the functions available in large modular data acquisition systems. Inputs up to  $\pm 10V$  can be accepted and low-level inputs can be accommodated by connecting an external instrumentation amplifier to the output of the multiplexer and to the input of the sample/hold amplifier. Digital resolution is 12 bits with accuracy of  $\pm 0.024\%$  at a throughput rate of 27kHz.



## SYSTEM DESCRIPTION

The SDM854 contains all components necessary to multiplex and convert analog signals up to  $\pm 10V$  into equivalent digital outputs. Throughput sampling rates are from 27kHz (12-bit resolution) to 70kHz (8-bit resolution) in the overlap mode of operation. The SDM854 can be configured to accept either 8-channel differential or 16-channel single-ended signals and can be expanded almost without limit with external multiplexers. Three-state outputs are provided for easy interface to microprocessor and other bus-structure systems. The system components are illustrated in Figure 1 and described in the following paragraphs.

### ANALOG MULTIPLEXER

The analog multiplexer consists of two CMOS integrated circuits. Pin interconnects are used to select 16-channel single-ended or 8-channel differential operation. In single-ended operation the multiplexer can be used in a pseudo-differential mode by connecting an external amplifier's inverting input to common remote signal ground. Channel selection is made by an internally latched 3- or 4-bit binary word, for differential or single-ended operation respectively.

### SAMPLE/HOLD

A complete stand-alone circuit, the sample hold amplifier features buffered output,  $10\mu\text{sec}$  acquisition time, and 100nsec aperture time.

Input, output, and mode control lines are brought out to separate pins. This allows maximum system flexibility for performing functions, such as automatic gain ranging, with no loss of aperture time.

### ANALOG-TO-DIGITAL CONVERTER

The ADC is a 12-bit,  $25\mu\text{sec}$  converter with 0.01% linearity error. Its features include positive and negative reference voltage outputs, external gain and offset adjustments, straight binary or two's complement output, serial data and clock outputs, status output, a short cycle feature, and a clock rate control for higher throughput rates at lower resolution or accuracy.

### THREE-STATE OUTPUT BUFFERS

Digital outputs of the ADC are internally buffered by LSTTL three-state buffers. Three separate enable lines are brought out for easy interfacing to 4-, 8- or 16-bit data buses.  $\overline{\text{MSB}}$  and  $\text{BUSY}$  are also buffered by separate three-state devices, each with its own enable line.

### ADDRESS LATCH

Outputs of the 4-bit LSTTL register latch are connected to the address inputs of the multiplexer. This latch serves as an address storage register for the selected analog input. It may be loaded through 4 address inputs. Other inputs are  $\text{LOAD}$  and  $\text{CLEAR}$ . The 3 least significant bits are used for 8-channel differential mode addressing.

### DELAY TIMER

A delay timer allows settling time for the multiplexer and sample hold circuits before conversion begins. The delay is adjustable over a wide range by use of an external resistor or capacitor. This allows for longer settling time if an external instrumentation amplifier is used and is operating at high gains, or shorter settling time for lower resolution operation.

### CHANNEL EXPANSION

The number of analog input channels of the SDM854 can be easily increased by using Burr-Brown's MPC8D (8-channel differential) and MPC16S (16-channel single-ended) multiplexers. These are latch-free devices which contain internal binary decoding at TTL or MOS levels and may be integrated into a system with minimal external logic.

### SYSTEM PERFORMANCE

The SDM854 is configured for random channel selection. With the addition of an external counter they can be configured to continuously sequence through all analog channels or sequence through all analog channels on command from an external trigger.




FIGURE 1. SDM854 Block Diagram.

With the appropriate 4-bit (single-ended) or 3-bit (differential) channel address on the latch inputs, and DELAY OUT (pin 45) tied to the LOAD input (pin 23), a negative going edge is applied to the STROBE input (pin 48). This starts the delay timer, latches the multiplexer address, and allows the input signal to pass through the multiplexer, and sample hold before starting the A/D conversion. The DELAY OUT signal (pin 45) is also connected to the TRIG input (pin 46) and the A/D conversion is initiated on the negative-going edge. The S/H CONTROL input (pin 66) is connected to BURY (pin 24) so that the sample hold is in the HOLD mode during the A/D conversion.

By using overlap programming the settling time effects of the analog multiplexer and external instrumentation amplifier (if used) can be reduced, extending throughput sampling rates up to 27k Hz for 12-bit and 70k Hz for 8-bit resolution (ADC short-cycled). This mode of operation is most useful when converting low-level inputs to accommodate the increased settling time of the external instrumentation amplifier. Overlap programming is accomplished by connecting BURY to STROBE and S/H CONTROL; DELAY OUT to LOAD and TRIG. In this mode of operation the address of the next channel to be converted is latched and the output of the external instrumentation amplifier allowed to settle to a new value during the present conversion.

## DIGITAL INPUT SPECIFICATIONS

Address Inputs (A0 - A3)	One standard LSTTL load, positive true
Address Coding LOAD	4-bit binary One standard LSTTL load, positive true, address loaded on positive edge.
CLEAR	One standard LSTTL load, negative true, low level clears address latch.
STROBE	One standard TTL load, high-to-low transition triggers the delay timer.
TRIG	One standard TTL load, a negative going edge initiates the A/D conversion.
SHORT CYCLE	One standard LSTTL load, logic 1 for 12-bit resolution. Connect to "8-bit" or "10-bit" for 8- or 10-bit resolution.
ENABLE 1, ENABLE 2, ENABLE 3, DTI ENABLE, BURY ENABLE	One standard LSTTL load, a low level enables the 3-state output.
S/H CONTROL	
MUX ENABLE 2	TTL compatible, 10µA maximum input current. Logic 0 = Hold mode, Logic 1 = Sample (track) mode.
MUX ENABLE 1	TTL compatible, 2µA input current, logic 0 enables multiplexer 2 (channels 8-15).

## DIGITAL OUTPUT SPECIFICATIONS

Parallel Data Outputs	5 standard TTL loads, positive true 3-state.
Serial Output	2 standard TTL loads, positive true, NRZ, time serial data output beginning with DTI (see Timing Diagram).
DTI	5 standard TTL loads, positive true, 3-state.
BURY	5 standard TTL loads, low during A/D conversion.
BURY	5 standard TTL loads, high during A/D conversion, 3-state.
CLOCK OUT	5 standard TTL loads, for synchronizing serial out data (see Timing Diagram).
Address Outputs (A0 - A3)	5 LSTTL or 2 standard TTL loads, positive true
DELAY OUT	5 standard TTL loads, high during delay period, triggered by Strobe input.
SIN DIF	5 LSTTL or 2 standard TTL loads, high while addressing channels 0-7, low while addressing channels 8-15.

# SPECIFICATIONS

## ELECTRICAL

Typical at T<sub>A</sub> = +25°C and rated power supplies unless otherwise noted.

PARAMETER	MIN	TYP	MAX	UNITS
<b>TRANSFER CHARACTERISTICS</b>				
Resolution	12			Bits
Number of Analog Channels	16SIN/8DIF			
Throughput Rate (Normal mode)				
SDM854AG	33	35		kHz
SDM854BG	25	27		kHz
Throughput Rate (Overlap mode)				
SDM854AG	38	40		kHz
SDM854BG	27	29		kHz
<b>ANALOG INPUTS</b>				
ADC Input Voltage Ranges	0 to +10, ±5, ±10			V
Mux Input Voltage Range			±35	V
Absolute max without damage			±15	V
For linear operation			10 <sup>11</sup>	Ω
Mux Input Impedance, ON Channel	1.5	1.8		kΩ
Input Leakage, OFF Channel	0.02			nA
Output Leakage, All Channels Disabled	0.2			nA
Output Leakage with Input Overvoltage of				
+35V	1			nA
-35V	1			μA
<b>TEMPERATURE STABILITY</b>				
System Accuracy				
Unipolar		±15	±25	ppm/°C
Bipolar		±10	±20	ppm/°C
Linearity Drift			±2	ppm/°C of FSR
<b>REFERENCE VOLTAGES</b>				
Positive Output	+2.490	+2.500	+2.510	V
Positive Output Drift		±5	±10	ppm/°C
Negative Output	-6.0	-6.4	-6.8	V
Negative Output Drift		±15	±10	ppm/°C
<b>ACCURACY</b>				
Throughput Accuracy				
0 to +10V, ±5V, ±10V, AG			±0.048	% of FSR(1)
0 to +10V, ±5V, ±10V, BG			±0.024	% of FSR
Linearity				
AG		±0.024	±0.024	% of FSR
BG		±0.012	±0.012	% of FSR
Differential Linearity				
AG		±0.024	±0.048	% of FSR
BG		±0.012	±0.024	% of FSR
Quantizing Error			±0.012	% of FSR
System Gain Error(2)		±0.1	±0.3	%
System Offset Error(2)		±0.1	±0.3	% of FSR
Power Supply Sensitivity +15V		±0.0007		%/ΔV
Power Supply Sensitivity -15V		±0.0007		%/ΔV
Power Supply Sensitivity +5V		±0.001		%/ΔV
<b>DYNAMIC ACCURACY</b>				
Sample/Hold Characteristics				
Aperture Time		100		nsec
Acquisition Time		10		μsec
Feedthrough (10V step)		±1.4		mV
<b>OUTPUTS</b>				
Digital Output Coding	Binary, Offset Binary, Two's Complement			
Serial Output Coding	Nonreturn to zero - NRZ			
ADC Conversion Time(3)		25	30	μsec
Clock Frequency(3)		520		kHz
Delay(4)		15		μsec

PARAMETER	MIN	TYP	MAX	UNITS
<b>POWER REQUIREMENTS</b>				
Rated Voltage for Specified Accuracy	±14.5	±15	±15.5	V
	+4.75	+5	+5.25	V
Quiescent Current				
+15VDC		+10	+20	mA
-15VDC		-35	-50	mA
+5VDC		+170	+220	mA
Power Dissipation		1300	1750	mW
<b>ENVIRONMENTAL</b>				
Specification Temperature Range	-25		+85	°C
Operating Temperature Range	-40		+85	°C
Storage Temperature Range	-55		+125	°C

### NOTES:

1. FSR means Full Scale Range (FSR is 20V for ±10V range).
2. Adjustable to zero.
3. Conversion time and clock frequency can be externally adjusted from 13μsec (f<sub>clock</sub> = 1.0MHz) to 110μsec (f<sub>clock</sub> = 118kHz). (Conv. times are for 12-bit resolution.)
4. Can be externally adjusted from 3μsec to 300μsec.

## PIN DESIGNATIONS

	NC	1	80	NC
	MUX OUT HI	2	79	NC
	NC	3	78	MUX OUT LO
	CH7	4	77	CH15/RET7
	CH6	5	76	CH14/RET6
	CH5	6	75	CH13/RET5
	CH4	7	74	CH12/RET4
	CH3	8	73	CH11/RET3
	CH2	9	72	CH10/RET2
	CH1	10	71	CH9/RET1
	CH0	11	70	CH8/RET0
	MUX ENABLE 2	12	69	NC
	MUX ENABLE 1/A3 OUT	13	68	S/H IN
	SIN/DIF	14	67	S/H OFFSET ADJUST
	A2 OUT	15	66	S/H CONTROL
	A1 OUT	16	65	+15VDC
	A0 OUT	17	64	-15VDC
	CLEAR	18	63	ANA COM
	A0 IN	19	62	S/H OUT
	A1 IN	20	61	-6.4V REF OUT
	A2 IN	21	60	10V RANGE
	A3 IN	22	59	BIPOLAR OFFSET
	LOAD	23	58	20V RANGE
	BUSY	24	57	-2.5V REF IN
	DIG COM	25	56	ENABLE 2
	SHORT CYCLE	26	55	+2.5V REF OUT
	10-BIT RESOLUTION	27	54	ENABLE 1
	8-BIT RESOLUTION	28	53	ENABLE 3
	D0 LSB	29	52	SERIAL OUT
	D1	30	51	CLOCK OUT
	D2	31	50	CLOCK RATE ADJUST
	D3	32	49	+5VDC
	D4	33	48	STROBE
	D5	34	47	DELAY ADJUST
	D6	35	46	TRIG
	D7	36	45	DELAY OUT
	D8	37	44	DTT
	D9	38	43	BUSY
	D10	39	42	BUSY ENABLE
	D11 MSB	40	41	DTT ENABLE

# MECHANICAL

Pin numbers shown for reference only.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	2.120	2.180	53.85	55.37
B	1.670	1.720	42.42	43.69
C	.170	.230	4.32	5.84
D	.018	.021	0.46	0.53
F	.035	.050	0.89	1.27
G	100 BASIC	2.54 BASIC		
H	100 BASIC	2.54 BASIC		
K	.150	.250	3.81	6.35
L	1.500 BASIC	38.1 BASIC		
N	.002	.010	0.05	0.25
P	.050 BASIC	1.27 BASIC		
R	100 BASIC	2.54 BASIC		
T	200 BASIC	5.08 BASIC		
U	1.100 BASIC	27.94 BASIC		

**NOTE:**  
Leads in true position within 0.015" 0.38mm R at seating plane.

**MATERIAL:** Ceramic  
**WEIGHT:** 32 grams 1.2 oz  
**MATING CONNECTOR:**  
2350MC set of four 20-pin strips or 0422MC assembled unit

# TYPICAL PERFORMANCE CURVES

**POWER SUPPLY REJECTION VS POWER SUPPLY RIPPLE FREQUENCY**

**A/D CONVERSION TIME VS CLOCK RATE CONTROL VOLTAGE, 12-BIT RESOLUTION**

**SYSTEM ACCURACY DRIFT**

**CASE TEMPERATURE VS TIME WITH NO HEAT SINK OR AIR FLOW**

**A/D CONVERTER LINEARITY ERROR VS CONVERSION TIME**

**A/D CONVERTER DIFFERENTIAL LINEARITY ERROR VS CONVERSION TIME**



# SDM856 SDM857

FOR A COMPLETE  
DATA SHEET,  
SEE PDS-402B


## HYBRID DATA ACQUISITION SYSTEM

### FEATURES

- 12-BIT,  $\pm 0.012\%$  LINEARITY ERROR
- INSTRUMENT AMP OPTION
- LOW LEVEL INPUTS (SDM857)
- SELECTABLE 16 SINGLE, 8 DIFFERENTIAL INPUTS
- THREE-STATE OUTPUT BUFFERS
- THROUGHPUT RATES (SDM857 Overlap Mode)
  - 8-Bit Accuracy: 70kHz
  - 10-Bit Accuracy: 32kHz
  - 12-Bit Accuracy: 29kHz

### DESCRIPTION

The SDM856 and SDM857 are complete data acquisition systems contained in a miniature 2.2" x 1.7" x 0.22" ceramic package. These systems offer all the functions available in large modular data acquisition systems and are available with an optional internal instrumentation amplifier (SDM857). Inputs as low as  $\pm 10\text{mV}$  can be accepted by the SDM857; thermocouples, strain gages, and other low level signal sensors don't require external signal conditioning. Both models are fully expandable from the basic 16 channel single-ended or 8 channel differential input capability. Digital resolution is 12 bits with accuracy of  $\pm 0.024\%$  at a throughput rate of 29kHz (SDM856KG).



## SYSTEM DESCRIPTION

SDM857 contains all components necessary to multiplex and convert analog signals as low as  $\pm 10\text{mV}$  and as high as  $\pm 5\text{V}$  into equivalent digital outputs. Throughput sampling rates are from 29kHz (12-bit resolution) to 70kHz (8-bit resolution) in the overlap mode of operation. A complete low drift instrumentation amplifier allows selection of gains from 2 to 500 with one external resistor. SDM856 is identical to SDM857, but does not include the instrumentation amplifier. This provides the option of adding an external instrumentation amplifier for specific requirements such as high speed, digital programming, etc. Both models can be configured to accept either 8-channel differential or 16-channel single-ended signals and can be expanded almost without limit with external multiplexers. Three-state outputs are provided for easy interface to microprocessor and other bus-structured systems. Figure 1 illustrates all system components which are described in the following paragraphs.

### ANALOG MULTIPLEXER

The analog multiplexer consists of two CMOS integrated circuits. Pin interconnects are used to select 16-channel single-ended or 8-channel differential operation. In single-ended operation the multiplexer can be used in a pseudo-differential mode by connecting the amplifier inverting input to common remote signal ground. Channel selection is made by an internally latched 3- or 4-bit binary word, for differential or single-ended operation respectively.

### INSTRUMENTATION AMPLIFIER (SDM857 only)

Offering low drift and high accuracy, the internal instrumentation amplifier may be programmed by a single external resistor for gains from 2 to 500. With gain programming pins open, the gain is 2.

### SAMPLE/HOLD

A complete stand-alone circuit, the sample/hold amplifier features buffered output,  $10\mu\text{sec}$  acquisition time, and  $100\text{nsec}$  aperture time.

Input, output, and mode control lines are brought out to separate pins. This allows maximum system flexibility for performing functions, such as automatic gain ranging, with no loss of aperture time.

### ANALOG-TO-DIGITAL CONVERTER

The ADC is a 12-bit,  $25\mu\text{sec}$  converter with 0.01% linearity error. Its features include positive and negative reference voltage outputs, external gain and offset adjustments, straight binary or two's complement output, serial data and clock outputs, status output, a short cycle feature, and a clock rate control for higher throughput rates at lower resolution or accuracy.

### THREE-STATE OUTPUT BUFFERS

Digital outputs of the ADC are internally buffered by LSTTL three-state buffers. Three separate enable lines are brought out for easy interfacing to 4-, 8- or 16-bit data buses. MSB and BUSY are also buffered by separate three-state devices, each with its own enable line.

### ADDRESS LATCH

Outputs of the 4-bit LSTTL register latch are connected to the address inputs of the multiplexer. This latch serves as an address storage register for the selected analog input. It may be loaded through 4 address inputs. Other inputs are LOAD and CLEAR. The 3 least significant bits are used for 8-channel differential mode addressing.

### DELAY TIMER

A delay timer allows settling time for the multiplexer, amplifier, and sample/hold circuits before conversion begins. The delay is adjustable over a wide range by use of an external resistor or capacitor. This allows for longer settling time of the instrumentation amplifier when operating at high gains, or shorter settling time for lower resolution operation.

### CHANNEL EXPANSION

The number of analog input channels of the SDM856 and SDM857 can be easily increased by using Burr-Brown's MPC8D (8-channel differential) and MPC16S (16-channel single-ended) multiplexers. These are latch-free devices which contain internal binary decoding at TTL or MOS levels and may be integrated into a system with minimal external logic.




FIGURE 1. SDM856/857 Block Diagram.

## SYSTEM PERFORMANCE

SDM856 and SDM857 are configured for random channel selection. With the addition of an external counter they can be configured to continuously sequence through all analog channels or sequence through all analog channels on command from an external trigger.

With the appropriate 4-bit (single-ended) or 3-bit (differential) channel address on the latch inputs, and DELAY OUT (pin 45) tied to the LOAD input (pin 23), a negative going edge is applied to the STROBE input (pin 48). This starts the delay timer, latches the multiplexer address, and allows the input signal to pass through the multiplexer, instrumentation amplifier and sample/hold and settle to its final value before starting the A/D conversion. The DELAY OUT signal (pin 45) is also connected to the TRIG input (pin 46) and the A/D conversion is initiated on the negative-going edge. The S/H CONTROL input (pin 66) is connected to BUSY (pin 24) so that the sample/hold is in the HOLD mode during the A/D conversion.

By using overlap programming the settling time effects of the analog multiplexer and instrumentation amplifier can be reduced, extending throughput sampling rates up to 29kHz for 12-bit and 70kHz for 8-bit resolution (ADC short-cycled). This mode of operation is most useful when converting low level inputs to accommodate the increased settling time of the instrumentation amplifier. Overlap programming is accomplished by connecting BUSY to STROBE and S/H CONTROL; DELAY OUT to LOAD and TRIG. In this mode of operation the address of the next channel to be converted is latched and the output of the instrumentation amplifier allowed to settle to a new value during the present conversion.

## DIGITAL INPUT SPECIFICATIONS

Address Inputs (A0 - A3)	One standard LSTTL load, positive true
Address Coding	4-bit binary
LOAD	One standard LSTTL load, positive true, address loaded on positive edge.
CLEAR	One standard LSTTL load, negative true, low level clears address latch.
STROBE	One standard LSTTL load, high-to-low transition triggers the delay timer.
TRIG	One standard LSTTL load, a negative going edge initiates the A/D conversion.
SHORT CYCLE	One standard LSTTL load, logic 1 for 12-bit resolution. Connect to "8-bit" or "10-bit" for 8- or 10-bit resolution.
ENABLE 1, ENABLE 2, ENABLE 3, DTI ENABLE	One standard LSTTL load, a low level enables the 3-state output.
BUSY ENABLE	
S/H CONTROL	TTL compatible, 10 $\mu$ A maximum input current. Logic 0 = Hold mode. Logic 1 = Sample (track) mode.
MUX ENABLE 2	TTL compatible, 2 $\mu$ A input current. Logic 0 enables multiplexer 2 (channels 8-15).

## DIGITAL OUTPUT SPECIFICATIONS

Parallel Data Outputs	5 standard TTL loads, positive true, 3-state.
Serial Output	2 standard TTL loads, positive true, NRZ, time serial data output beginning with D11 (see Timing Diagram).
DTI	5 standard TTL loads, positive true, 3-state.
BUSY	5 standard TTL loads, low during A/D conversion.
BUSY	5 standard TTL loads, high during A/D conversion, 3-state.
CLOCK OUT	5 standard TTL loads, for synchronizing serial out data (see Timing Diagram).
Address Outputs (A0 - A3)	2 standard TTL loads, high during delay period, triggered by Strobe input.
DELAY OUT	5 standard TTL loads, high during delay period, triggered by Strobe input.
SIN/DIF	2 standard TTL loads, high while addressing channels 0-7, low while addressing channels 8-15.



# SPECIFICATIONS

## ELECTRICAL

Typical at  $T_A = +25^\circ\text{C}$  and rated power supplies unless otherwise noted.

MODEL		SDM856/SDM857		
TRANSFER CHARACTERISTICS	MIN	TYP	MAX	UNITS
Resolution	12			Bits
Number of Analog Channels	16SIN/8DIF			
Throughput Rate (Normal Mode)				
SDM856JG	33	35		kHz
SDM856KG	25	27		kHz
SDM857JG	22	24		kHz
SDM857KG	18	20		kHz
Throughput Rate (Overlap mode)				
SDM856JG	38	40		kHz
SDM856KG	27	29		kHz
SDM857JG	38	40		kHz
SDM857KG	27	29		kHz
<b>ANALOG INPUTS</b>				
ADC Input Voltage Ranges	0 to +10, $\pm 5$ , $\pm 10$			V
Mux Input Voltage Range				
Absolute max without damage			$\pm 20$	V
For linear operation			$\pm 6$	V
Mux Input Impedance, OFF Channel	$5 \times 10^9    10$			$\Omega    \text{pF}$
Mux Input Impedance, ON Channel	$1800    7$			$\Omega    \text{pF}$
Amplifier Characteristics (SDM857 only)				
Input Impedance	$5 \times 10^9    3$			$\Omega    \text{pF}$
Gain Range	2		500	
Gain Equation	$G = 2 + (20\text{k}\Omega / R_{\text{EXT}}^{(1)})$			
Input Bias Current at +25°C			$\pm 50$	nA
0°C to +70°C		$\pm 1.1$		nA/°C
Offset Current at +25°C			$\pm 20$	nA
0°C to +70°C		$\pm 0.6$		nA/°C
Input Offset Voltage		$\pm 0.1$		mV
Input Offset Voltage Drift (G > 100)		$\pm 4$	$\pm 6$	$\mu\text{V}/^\circ\text{C}$
Output Noise (10Hz – 10kHz) G = 100, $R_S = 500\Omega$		400		$\mu\text{V}$ , rms
Common-mode Rejection (DC)				
G = 2		90		dB
G = 1000		97		dB
Sample/Hold DC Characteristics				
Input Impedance	$10^{10}    3$			$\Omega    \text{pF}$
Bias Current		50		nA
Output Offset Voltage		7		mV
<b>REFERENCE VOLTAGES</b>				
Output Voltage: Positive	+2.490	+2.500	+2.510	V
Negative	-6.0	-6.4	-6.8	V
Temperature Coefficient (each output)		$\pm 5$	$\pm 10$	ppm/°C
Current Available for External Loads				
Positive <sup>(2)</sup>	0			$\mu\text{A}$
Negative	-200			$\mu\text{A}$
<b>ACCURACY</b>				
Throughput Accuracy				
0 to +5V, $\pm 5\text{V}$ ranges JG			$\pm 0.048$	% of FSR <sup>(3)</sup>
0 to +5V, $\pm 5\text{V}$ ranges KG			$\pm 0.024$	% of FSR
0 to +20mV, $\pm 10\text{mV}$ JG (SDM857 only)			$\pm 0.11$	% of FSR
0 to +20mV, $\pm 10\text{mV}$ KG (SDM857 only)			$\pm 0.08$	% of FSR
Linearity (G = 1): JG			$\pm 0.024$	% of FSR
KG			$\pm 0.012$	% of FSR
Differential Linearity (G = 1): JG	$\pm 0.024$	$\pm 0.048$	$\pm 0.048$	% of FSR
KG	$\pm 0.012$	$\pm 0.024$	$\pm 0.024$	% of FSR
Quantizing Error			$\pm 0.012$	% of FSR
System Gain Error <sup>(4)</sup>		$\pm 0.1$	$\pm 0.3$	%
System Offset Error <sup>(4)</sup>		$\pm 0.1$	$\pm 0.3$	% of FSR
Power Supply Sensitivity: +15V		$\pm 0.0007$		%/% $\Delta\text{V}$
-15V		$\pm 0.0007$		%/% $\Delta\text{V}$
+5V		$\pm 0.001$		%/% $\Delta\text{V}$

TEMPERATURE STABILITY	MIN	TYP	MAX	UNITS
System Accuracy Drift <sup>(5)</sup> : Unipolar			$\pm 25$	ppm/°C
Bipolar			$\pm 20$	ppm/°C
Linearity Drift			$\pm 2$	ppm of FSR/°C
<b>DYNAMIC ACCURACY</b>				
Sample/Hold Characteristics				
Aperture Time		100		nsec
Acquisition Time		10		$\mu\text{sec}$
Feedthrough (10V step)		$\pm 1.4$		mV
Amplifier Characteristics (SDM857 only)				
Amplifier CMRR at 60Hz, G = 2		90		dB
G = 500		95		dB
Amplifier Overload Recovery Time		200		$\mu\text{sec}$
<b>OUTPUTS</b>				
Digital Output Coding	Binary, Offset Binary, Two's Complement			
Serial Output Coding	Non-return to zero (NRZ)			
ADC Conversion Time <sup>(6)</sup>	25	30		$\mu\text{sec}$
Clock Frequency <sup>(6)</sup>	520			kHz
Delay <sup>(7)</sup> : SDM856	15			$\mu\text{sec}$
SDM857	30			$\mu\text{sec}$
<b>POWER REQUIREMENTS</b>				
Rated Voltage for Specified Accuracy	$\pm 14.5$	$\pm 15$	$\pm 15.5$	V
	+4.75	+5	+5.25	V
Quiescent Current				
SDM856, +15VDC		+10	+20	mA
SDM856, -15VDC		-35	-50	mA
SDM856, +5VDC		+120	+140	mA
SDM857, +15VDC		+15	+25	mA
SDM857, -15VDC		-40	-55	mA
SDM857, +5VDC		+120	+140	mA
Power Dissipation: SDM856		1300	1750	mW
SDM857		1400	1900	mW
<b>ENVIRONMENTAL</b>				
Specification Temperature Range	0		+70	°C
Storage Temperature Range	-55		+100	°C

### NOTES:


1.  $R_{\text{EXT}}$  is the external gain-setting resistor. (Connect between pins 1 and 80.)
2. External loading of the +2.5V reference output is not recommended.
3. FSR means Full Scale Range, e.g., FSR is 10V for  $\pm 5\text{V}$  range.
4. Adjustable to zero.
5. Includes gain, offset, and linearity drifts.
6. Conversion time and clock frequency can be externally adjusted from 13 $\mu\text{sec}$  ( $f_{\text{clock}} = 1.0\text{MHz}$ ) to 110 $\mu\text{sec}$  ( $f_{\text{clock}} = 118\text{kHz}$ ). Conversion times are for 12-bit resolution.
7. Can be externally adjusted from 3 $\mu\text{sec}$  to 300 $\mu\text{sec}$ .

## PIN DESIGNATIONS

IA GAIN ADJUST	*1	*80	IA GAIN ADJUST
MUX OUT HI	2	*79	IA IN LO
IA IN HI	*3	78	MUX OUT LO
CH7	4	77	CH15 RET 7
CH6	5	76	CH14 RET 6
CH5	6	75	CH13 RET 5
CH4	7	74	CH12 RET 4
CH3	8	73	CH11 RET 3
CH2	9	72	CH10 RET 2
CH1	10	71	CH9 RET 1
CH0	11	70	CH8 RET 0
MUX ENABLE 2	12	*69	IA OUT
MUX ENABLE 1/A3 OUT	13	68	S H IN
SIN DIF	14	67	S H OFFSET ADJUST
A2 OUT	15	66	S H CONTROL
A1 OUT	16	65	+15VDC
A0 OUT	17	64	-15VDC
CLEAR	18	63	ANA COM
A0 IN	19	62	S H OUT
A1 IN	20	61	-6.4V REF OUT
A2 IN	21	60	10V RANGE
A3 IN	22	59	BPO
LOAD	23	58	20V RANGE
BUSY	24	57	+2.5V REF IN
DIG COM	25	56	ENABLE 2
SHORT CYCLE	26	55	+2.5V REF OUT
10-BIT RESOLUTION	27	54	ENABLE 1
8-BIT RESOLUTION	28	53	ENABLE 3
D0 (LSB)	29	52	SERIAL OUT
D1	30	51	CLOCK OUT
D2	31	50	CLOCK RATE ADJUST
D3	32	49	+5VDC
D4	33	48	STROBE
D5	34	47	DELAY ADJUST
D6	35	46	FRIG
D7	36	45	DELAY OUT
D8	37	44	DTI
D9	38	43	BUSY
D10	39	42	BUSY ENABLE
D11 (MSB)	40	41	DTI ENABLE

\*For SDM857 only. Make no connection in SDM856.

## MECHANICAL





DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	2.120	2.180	53.85	55.37
B	1.670	1.720	42.42	43.69
C	.170	.230	4.32	5.84
D	.018	.021	0.46	0.53
F	.035	.050	0.89	1.27
G	100 BASIC		2.54 BASIC	
H	100 BASIC		2.54 BASIC	
K	.150	.250	3.81	6.35
L	1 500 BASIC		38.1 BASIC	
N	.002	.010	0.05	0.25
P	950 BASIC		1.27 BASIC	
R	100 BASIC		2.54 BASIC	
T	200 BASIC		5.08 BASIC	
U	1 100 BASIC		27.94 BASIC	


**MATERIAL:** Ceramic  
**WEIGHT:** 32 grams (1.2 oz.)

**PINS:** Pin material and plating composition conform to Method 2003 (solderability) of Mil-Std-883 (except paragraph 3.2)  
**MATING CONNECTOR:** 2350MC (Set of four 20-pin strips) or 0422MC (assembled unit).


## TYPICAL PERFORMANCE CURVES




**INSTRUMENTATION AMPLIFIER / MULTIPLEXER  
CMRR VS FREQUENCY (SDM857)**




**POWER SUPPLY REJECTION VS POWER SUPPLY  
RIPPLE FREQUENCY (SDM856, 857)**




**A/D CONVERTER LINEARITY ERROR  
VS CONVERSION TIME (SDM856, 857)**




**A/D CONVERTER DIFFERENTIAL LINEARITY ERROR  
VS CONVERSION TIME (SDM856, 857)**




**ACCURACY DRIFT VS TEMPERATURE  
(SDM856/857)**




**NONLINEARITY AND SETTLING TIME VS  
AMPLIFIER GAIN (SDM857)**



**OUTPUT NOISE VS AMPLIFIER GAIN (SDM857)**




**INSTRUMENTATION AMPLIFIER OFFSET  
WARM-UP (Gain = 500) (SDM857)**





# MULTIPLEXERS



Burr-Brown multiplexers allow for a very low cost-per-channel figure in multiple-channel data conversion or data distribution systems. Two types are offered—a low-cost, high quality family of devices that range from 4 to 16 channels and can accommodate either single-ended or differential signals and a very-fast-switching family, again single-ended or differential, for high throughput rate applications. All are TTL- and CMOS-compatible, have input protection in excess of the maximum power supply voltages, and can be operated singly or in multitiered matrices.

## SELECTION GUIDE

### MULTIPLEXERS

These multiplexers are companion products for Burr-Brown's line of 12-and 16-bit A/D converters. One family offers protected inputs

(MPC8S, 4D, 16S, 8D) while the other family offers high speed (MPC800 family).

MULTIPLEXERS								
Description	Model	Channels	Input Range (V)	On Resistance, max	Crosstalk (% of OFF Channel Signal)	Settling Time (to 0.01%)	Package	Page
Protected Inputs	MPC8S	8 single	±15	1.8kΩ	0.005	5μsec	DIP	9-3
	MPC4D	4 differential	±15	1.8kΩ	0.005	5μsec	DIP	9-3
	MPC16S	16 single	±15	1.8kΩ	0.005	7μsec	DIP	9-10
	MPC8D	8 differential	±15	1.8kΩ	0.005	7μsec	DIP	9-10
High Speed	MPC800KG	16 single or	±15	750Ω	0.004	800nsec	DIP	9-17
	MPC800SG	8 differential	±15	750Ω	0.004	800nsec	DIP	9-17
	MPC801KG	8 single or	±15	750Ω	0.004	800nsec	DIP	9-24
	MPC801SG	4 differential	±15	750Ω	0.004	800nsec	DIP	9-24



**MPC4D**  
**MPC8S**

## **CMOS ANALOG MULTIPLEXERS**

### **FEATURES**

- **LOW POWER CONSUMPTION**  
CMOS analog switches  
15mW at 100kHz
- **PROTECTS SIGNAL SOURCES**  
Break-before-make switching
- **HIGH THROUGHPUT RATE**
- **RELIABLE MONOLITHIC CONSTRUCTION**

### **DESCRIPTION**

The MPC8S is a single-ended monolithic 8-channel analog multiplexer and the MPC4D is a monolithic 4-channel differential input/output multiplexer. The digital and analog inputs are protected from overvoltage inputs that exceed either power supply. These CMOS devices feature self-contained binary channel address decoding and are compatible with TTL, or CMOS input levels. Channel interaction is eliminated during overvoltage conditions and also in the event of a power loss. They are packaged in a 16-pin DIP and dissipate typically 7.5mW.

# DESCRIPTION


The MPC8S is a single-ended monolithic 8-channel analog multiplexer and the MPC4D is a monolithic differential input/output channel analog multiplexer constructed with failure-protected CMOS devices. Transfer accuracies of better than 0.01% can be achieved at sampling rates up to 200kHz from signal sources of up to  $\pm 10$  volts amplitude.

These DTL/TTL/CMOS compatible devices feature self-contained binary channel address decoding. An ENABLE line is also made available which allows the user to individually enable an 8-channel group (MPC8S) or a 4-channel group (MPC4D) facilitating channel expansion in either single-mode or multitiered matrix configurations.

Digital and analog inputs are failure protected from either overvoltages that exceed the power supplies or from the loss of power.

High quality processing is employed to produce CMOS FET analog channel switches which have low leakage current, high OFF resistance, low feedthrough capacitance and fast settling time.


These devices are housed in compact 16-pin dual-in-line packages, and are specified for operation over a  $0^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$  temperature range. They are pin and package compatible with the 508/509 series.




FUNCTIONAL BLOCK DIAGRAM – MPC4D

$A_1$	$A_0$	$E_N$	"On" Switch Pair
X	X	L	None
L	L	H	1
L	H	H	2
H	L	H	3
H	H	H	4

TRUTH TABLE – MPC4D




MPC4D PIN DIAGRAM



FUNCTIONAL BLOCK DIAGRAM – MPC8S

$A_2$	$A_1$	$A_0$	$E_N$	On Switch
X	X	X	L	None
L	L	L	H	1
L	L	H	H	2
L	H	L	H	3
L	H	H	H	4
H	L	L	H	5
H	L	H	H	6
H	H	L	H	7
H	H	H	H	8

TRUTH TABLE – MPC8S




MPC8S PIN DIAGRAM



# SPECIFICATIONS

Typical for following conditions:  $V_{+} = +15V$ ,  $V_{-} = -15V$ ,  $R_{SOURCE} \leq 1000 \Omega$ ,  $T_A = 25^{\circ}C$  unless otherwise noted.

<b>ELECTRICAL</b>			
MODELS	MPC8S	MPC4D	Units
<b>INPUT</b>			
<b>ANALOG INPUT</b>			
Voltage Range	+15		V
Maximum Overvoltage	+V supply +20 -V supply -20		V
Current at Maximum Overvoltage per channel <sup>(1)</sup>	±18		mA
Number of Input Channels	8	4	
Single-ended			
Differential			
<b>ON Characteristics</b>			
ON Resistance ( $R_{ON}$ )			
Typical	1.5		k $\Omega$
Maximum	1.8		k $\Omega$
$R_{ON}$ Drift vs. Temperature (0°C to +75°C)	0.25		%/°C
$R_{ON}$ Mismatch			
Channel-to-channel	50	50	$\Omega$
Differential	N/A	50	$\Omega$
Input Leakage ( $I_L$ )	0.1		nA
Input Leakage Drift	See Figure 9		
<b>OFF Characteristics</b>			
OFF Resistance	10 <sup>11</sup>		$\Omega$
Output Leakage (All channels disabled)	0.2		nA
Input Leakage <sup>(4)</sup>	0.02		nA
Leakage Drift	See Figure 9		
Output Leakage with Input Overvoltage of +35V	1		nA
of -35V	1		$\mu$ A
<b>DIGITAL INPUTS</b>			
Logic "0" ( $V_L$ ) <sup>(1)(2)</sup>	-V supply $\leq V_L \leq 0.8$ at 1 nA		V
Logic "1" ( $V_H$ ) <sup>(1)(2)</sup>	+4V $\leq V_H \leq +V$ supply at 1 nA		V
Channel Select	3 bit binary   2 bit binary code - one of eight   code - one of four		
Enable	Logic "0" (low) disables all channels. Logic "1" (high) enables channel select to turn on selected channel.		
<b>POWER REQUIREMENTS</b>			
Rated Power Supply Voltages	±15		V
Supply Range			
+Supply	+10 to ±20		V
-Supply	-10 to -20		V
Supply Drain			
At 1 MHz Switching Speed	+4, -2		mA
AT 100 kHz Switching Speed	±0.5		mA
Typical Power Consumption DC to 10 kHz	7.5		mW
<b>DYNAMIC CHARACTERISTICS</b>			
Gain Error (20 M $\Omega$ load) maximum	0.01		%
Crosstalk <sup>(1)</sup>	0.005		% of OFF channel signal
Settling Time <sup>(4)</sup>			
To ±2mV ±(0.01%)	5		$\mu$ s
To ±20mV ±(0.10%)	2		$\mu$ s
Common-mode Rejection (minimum)	N/A	120	dB
Switching Time			
Turn ON	0.5		$\mu$ s
Turn OFF	0.3		$\mu$ s
Recovery Time from Input Overvoltage			
Pulse of 35V for 100 $\mu$ sec			
To 0.01%	150		$\mu$ s
To 0.10%	15		$\mu$ s
<b>OUTPUT</b>			
Voltage Range	±15		V
Capacitance to Ground	25	12 <sup>(1)</sup>	pF
Capacitance Mismatch	N/A	±10	%
<b>TEMPERATURE</b>			
Specification	0 to +75		°C
Storage	-65 to +150		°C



- NOTES:**
1. Total power dissipation due to input overvoltage current flowing in the input protection circuitry must be limited to 0.75 watt for both (a) normal operation with power supplies turned on or (b) during a fault condition when the supplies are shorted to ground.
  2. Maximum overvoltage is  $\pm V_{SUPPLY} \pm 4$  volts at  $\pm 15$  mA.
  3. 20 volt peak-to-peak 1000 Hz sinewave;  $R_{SOURCE} = 1000\Omega$ , same signal on all unused channels.
  4. For 20 volts between switched channels,  $R_{SOURCE} = 1000\Omega$ . See Figure 5 for settling time vs. source impedance ( $R_S$ ).
  5. From each side of MPC4D to ground.
  6. Leakage measurement made with all OFF channel inputs fed in parallel to +20 volts.

# DISCUSSION OF PERFORMANCE

## Static Transfer Accuracy

The static or DC transfer accuracy of transmitting the multiplexer input voltage to the output depends on the channel ON resistance ( $R_{ON}$ ), the load impedance, the source impedance, the load bias current and the multiplexer leakage current.

### SINGLE-ENDED MULTIPLEXER STATIC ACCURACY

The major contributors to static transfer accuracy for single-ended multiplexers are:

- Source resistance loading error
- Multiplexer ON resistance error
- DC offset error caused by both load bias current and multiplexer leakage current.

#### Resistive Loading Errors

The source and load impedances will determine the input resistive loading errors. To minimize these errors:

- Keep loading impedance as high as possible. This minimizes the resistive loading effects of the source resistance and multiplexer ON resistance. As a guideline, load impedances of  $10^8$  ohms or greater will keep resistive loading errors to 0.002% or less for 1000 ohm source impedances. A  $10^6$  ohm load impedance will increase source loading error to 0.2% or more.
- Use sources with impedances as low as possible. A 1000 ohm source resistance will present less than 0.001% loading error and 10,000 ohm source resistance will increase source loading error to 0.01% with a  $10^8$  ohm load impedance.

Input resistive loading errors are determined by the following relationship: (see Figure 1)

#### Source and Multiplexer Resistive Loading Error

$$\epsilon_{(R_S + R_{ON})} = \frac{R_S + R_{ON}}{R_S + R_{ON} + R_L} \times 100\%$$

where  $R_S$  = source resistance  
 $R_L$  = load resistance  
 $R_{ON}$  = multiplexer ON resistance

### INPUT OFFSET VOLTAGE

Bias current generates an input OFFSET voltage as result of the IR drop across the multiplexer ON resistance and source resistance. A load bias current of 10 nanoamperes will generate an offset voltage of  $20\mu V$  if a 1000 ohm source is used, and  $200\mu V$  if a 10,000 ohm source is used. In general, for the MPC8S, the OFFSET voltage at the output is determined by:

$$V_{OFFSET} = (I_b + I_L)(R_{ON} + R_S)$$

- where  $I_b$  = Bias current of device multiplexer is driving  
 $I_L$  = Multiplexer leakage current  
 $R_{ON}$  = Multiplexer ON resistance  
 $R_{SOURCE}$  = Source resistance

### DIFFERENTIAL MULTIPLEXER STATIC ACCURACY

Static accuracy errors in a differential multiplexer are difficult to control, especially when it is used for multiplexing low-level signals with full scale ranges of 10 to 100 millivolts.

The matching properties of the multiplexer, source and output load play a very important part in determining the transfer accuracy of the multiplexer. The source

impedance unbalance, common-mode impedance, load bias current mismatch, load differential impedance mismatch, and common-mode impedance of the load all contribute errors to the multiplexer. The multiplexer ON resistance mismatch, leakage current mismatch and ON resistance also contribute to differential errors.

The effects of these errors can be minimized by following the general guidelines described in this section, especially for low level multiplexing applications. Refer to Figure 2.

### LOAD (OUTPUT DEVICE) CHARACTERISTICS

- Use devices with very low bias current. Generally, FET input amplifiers should be used for low level signals less than 50mV RSR. Low bias current bipolar input amplifiers are acceptable for signal ranges higher than 50mV FSR. Bias current matching will determine the input offset.
- The system DC common-mode rejection (CMR) can never be better than the combined CMR of the multiplexer and driven load. System CMR will be less than the device which has the lower CMR figure.
- Load impedances, differential and common-mode, should be  $10^{10}$  ohms or higher.

### SOURCE CHARACTERISTICS

- The source impedance unbalance will produce offset, common-mode and channel-to-channel gain-scatter errors. Use sources which do not have large impedance unbalances if at all possible.
- Keep source impedances as low as possible to minimize resistive loading errors.
- Minimize ground loops. If signal lines are shielded, ground all shields to a common point at the system analog common.

If the MPC4D is used for multiplexing high-level signals of  $\pm 1$  volt to  $\pm 10$  volts full scale ranges, the foregoing precautions should still be taken, but the parameters are not as critical as for low-level signal applications.




FIGURE 1: MPC8S Static Accuracy Equivalent Circuit.




FIGURE 2: MPC4D Static Accuracy Equivalent Circuit.

# SETTLING TIME

The gate-to-source and gate-to-drain capacitance of the CMOS FET switches, the RC time constants of the source and the load determine the settling time of the multiplexer.

Governed by the charge transfer relation  $i = C \frac{dV}{dt}$ , the charge currents transferred to both load and source by the analog switches are determined by the amplitude and rise time of the signal driving the CMOS FET switches and the gate-to-drain and gate-to-source junction capacitances as shown in Figure 3 and 4. Using this relationship, one can see that the amplitude of the switching transients seen at the source and load decrease proportionally as the capacitance of the load and source increase. The tradeoff for reduced switching transient amplitude is increased settling time. If effect, the amplitude of the transients seen at the source and load are:

$$dV_{load} = \frac{i}{C} dt$$

where  $i = C \frac{dV}{dt}$  of the CMOS FET switches  
 $C = \text{load or source capacitance}$

The source must then redistribute this charge, and the effect of source resistance on settling time is shown in Figure 5. This graph shows the settling time for a 20 volt step change on the input. The settling time for smaller step changes on the input will be less than that shown in Figure 5.

## SWITCHING TIME

This is the time required for the CMOS FET to turn ON after a new digital code has been applied to the Channel Address inputs. It is measured from the 50 percent point of the address input signal to the 90 percent point of the analog signal seen at the output for a 10 volt signal change between channels.

## CROSSTALK

Crosstalk is the amount of signal feedthrough from the three (MPC4D) or seven (MPC8S) OFF channels appearing at the multiplexer output. Crosstalk is caused by the voltage divider effect of the OFF channel OFF resistance and junction capacitances in series with the  $R_{ON}$  and  $R_{SOURCE}$  impedances of the ON channel. Crosstalk is measured with a 20 volt pk-pk 1000 Hertz sine wave applied to all OFF channels. The crosstalk for these multiplexers is shown in Figure 6.

## COMMON-MODE REJECTION (MPC4D ONLY)

The matching properties of the load, multiplexer and source affect the common-mode rejection (CMR) capability of a differentially multiplexed system. CMR is the ability of the multiplexer and input amplifier to reject signals that are common to both inputs, and to pass on only the signal difference to the output. For the MPC4D, protection is provided for common-mode signals of  $\pm 20$  volts above the power supply voltages with no damage to the analog switches.




FIGURE 3: Settling Time Effects – MPC8S




FIGURE 4: Settling & Common-Mode Effects – MPC4D.


The CMR of the MPC4D and Burr-Brown's model 3660 Instrumentation Amplifier is 120 dB at DC to 1 Hz with a 6 dB/octave rolloff to 70 dB at 1000 Hz. This measurement of CMR is shown in Figure 8 and is made with a Burr-Brown model 3660 Instrumentation Amplifier connected for a gain of 1000 and with source unbalance of 1k $\Omega$  and no unbalance.

Factors which will degrade multiplexer and system DC CMR are:


- Amplifier bias current and differential impedance mismatch
- Load impedance mismatch
- Multiplexer impedance and leakage current mismatch
- Load and source common-mode impedance

AC CMR rolloff is determined by the amount of common-mode capacitances (absolute and mismatch) from each signal line to ground. Larger capacitances will limit CMR at higher frequencies; thus, if good CMR is desired at higher frequencies, the common-mode capacitances and unbalance of signal lines and multiplexer to amplifier wiring must be minimized. Use twisted-shielded pair signal lines wherever possible.


# TYPICAL PERFORMANCE CURVES




**FIGURE 6.** Crosstalk vs signal frequency.




**FIGURE 9.** Leakage current vs temperature.




**FIGURE 5.** Settling time vs source resistance for 20 volt step change.




**FIGURE 8.** Combined CMR vs frequency for Model 3670 IA ( $G = 1000$ ) and MPC4D.



**FIGURE 7.** CMR vs frequency for Model 3660 IA and MPC4D ( $G = 1000$ ).



**FIGURE 11.** Normalized "ON" resistance vs supply voltage.



**FIGURE 10.** Access time vs logic level (high).

# OPERATION & INSTALLATION INSTRUCTIONS

The ENABLE input, pin 2, is included for expansion of the number of channels on a single node as illustrated in Figure 12. With ENABLE line at a logic 1, the channel is selected by the 2 bit (MPC4D) or 3 bit (MPC8S) Channel Select Address (shown in the Truth Tables on Page 2). If ENABLE is at logic 0, all channels are turned OFF, even if the Channel Address Lines are active. If the ENABLE line is not to be used, simply tie it to +V supply.

If the +15 volt and/or -15 volt supply voltage is absent or shorted to ground, the MPC4D and MPC8S multiplexers will not be damaged; however, some signal feedthrough to the output will occur. Total package power dissipation must not be exceeded (see Footnote 1, Page 3).

For best settling speed, the input wiring and interconnections between multiplexer output and driven devices should be kept as short as possible. When driving the digital inputs from TTL, open collector output with pull-up resistors are recommended. See Figure 10 (access time).

To preserve common-mode rejection of the MPC4D, use twisted-shielded pair wire for signal lines and inter-tier connections and/or multiplexer output lines. This will help common-mode capacitance balance and reduce stray signal pickup. If shields are used, all shields should be connected as closely as possible to system analog common or to the common-mode guard driver.

## CHANNEL EXPANSION

### SINGLE-ENDED MULTIPLEXER (MPC8S)

Up to 32 channels (4 multiplexers) can be connected to a single node, or up to 64 channels using 9 MPC8S multiplexers on a two-tiered structure as shown in Figure 12 and 13.

### DIFFERENTIAL MULTIPLEXER (MPC4D)

Single or multi-tiered configurations can be used to expand multiplexer channel capacity up to 32 channels using a 32 x 1 or 16 channels using a 4 x 4 configuration.

### SINGLE NODE EXPANSION

The 32 x 1 configuration is simply eight MPC4D units tied to a single node. Programming is accomplished with a 5 bit counter, using the 2 LSB's of the counter to control Channel Address inputs  $A_0$  and  $A_1$  and the 3 MSB's of the counter to drive a 1 of 8 decoder. The 1 of 8 decoder then is used to drive the ENABLE inputs (pin 2) of the MPC4D multiplexers.

### TWO TIER EXPANSION

Using a 4 x 4 2-tier structure for expansion to 16 channels, the programming is simplified. A 4-bit counter output does not require a 1 of 8 decoder. The 2 LSB's of the counter drive the  $A_0$  and  $A_1$  inputs of the four first tier multiplexers and the 2 MSB's of the counter are applied to the  $A_0$  and  $A_1$  inputs of the second tier multiplexer.

### Single vs. Multi-Tiered Channel Expansion

In addition to reducing programming complexity, two-tier configuration offers the added advantages over single node expansion of reduced OFF channel current leakage (reduced OFFSET), better CMR, and a more reliable configuration if a channel should fail in the ON condition (short). Should a channel fail ON in the single node configuration, data cannot be taken from any channel, where as only one channel group is failed (4 or 8) in the multi-tiered configuration.




FIGURE 12. 32 Channel, Single-Tier Expansion.




FIGURE 13. Channel Expansion Up to 64 Channels Using 8x8 Two-Tiered Expansion.




**MPC8D**  
**MPC16S**

## CMOS ANALOG MULTIPLEXERS

### FEATURES

- **LOW POWER CONSUMPTION**  
CMOS analog switches  
15mW at 100kHz  
7.5mW standby power
- **COMPACT DESIGN**  
Self-contained with internal channel address decoder  
8-channel dual (MPC8D) for differential inputs or  
16-channel (MPC16S) for single-ended inputs  
28-pin 0.600 inch-wide space-saving package
- **WILL NOT SHORT SIGNAL SOURCES**  
Break-before-make switching
- **FAST SWITCHING SPEEDS PROVIDE HIGH THROUGHPUT RATES**  
7 $\mu$ sec settling to 0.01%  
3 $\mu$ sec settling to 0.1%
- **WIDE SUPPLY RANGE**  
 $\pm 10\text{VDC}$  to  $\pm 20\text{VDC}$




# DESCRIPTION

The MPC16S is a single-ended monolithic 16-channel analog multiplexer and the MPC8D is a monolithic dual 8-channel analog multiplexer constructed with failure protected CMOS devices. Transfer accuracies of better than 0.01% can be achieved at sampling rates up to 200kHz from signal sources of up to ±10V amplitude.


These TTL/CMOS compatible devices feature self-contained binary channel address decoding. An ENABLE line is also made available which allows the user to individually enable an 8-channel group (MPC8S) or a 4-channel group (MPC4D) facilitating channel expansion in either single-mode or multitiered matrix configurations.

Digital and analog inputs are failure protected from

These devices are housed in compact 28-pin dual-in-line packages, and are specified for operation over a 0°C to +75°C temperature range. They are pin and package compatible with the 506/507 series.




FUNCTIONAL BLOCK DIAGRAM—MPC16S




MPC16S PIN DIAGRAM

A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	EN	"ON" CHANNEL
X	X	X	X	L	NONE
L	L	L	L	H	1
L	L	L	H	H	2
L	L	H	L	H	3
L	L	H	H	H	4
L	H	L	L	H	5
L	H	L	H	H	6
L	H	H	L	H	7
L	H	H	H	H	8
H	L	L	L	H	9
H	L	L	H	H	10
H	L	H	L	H	11
H	L	H	H	H	12
H	H	L	L	H	13
H	H	L	H	H	14
H	H	H	L	H	15
H	H	H	H	H	16

TRUTH TABLE—MPC16S



FUNCTIONAL BLOCK DIAGRAM—MPC8D



MPC8D PIN DIAGRAM

A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	EN	ON SWITCH PAIR
X	X	X	L	NONE
L	L	L	H	1
L	L	H	H	2
L	H	L	H	3
L	H	H	H	4
H	L	L	H	5
H	L	H	H	6
H	H	L	H	7
H	H	H	H	8

TRUTH TABLE—MPC8D

either overvoltages that exceed the power supplies or from the loss of power.

High quality processing is employed to produce CMOS FET analog channel switches which have low leakage current, high OFF resistance low feedthrough capacitance and fast settling time.

# SPECIFICATIONS

## ELECTRICAL


Typical for following conditions:

V+ = +15V, V- = -15V, R<sub>source</sub> ≤ 1000Ω, T<sub>A</sub> = 25°C unless otherwise noted.



MODELS	MPC16S	MPC8D	UNITS
<b>INPUT</b>			
<b>ANALOG INPUT</b>			
Voltage Range	±15V		V
Maximum Overvoltage	+V supply +20 -V supply -20		V
Current at Maximum Overvoltage per Channel <sup>(1)</sup>	±18		mA
Number of Input Channels	16	8	
Single-Ended			
Differential			
Reference Voltage Range <sup>(2)</sup>	+6 to +10		V
ON Characteristics			
ON Resistance (R <sub>ON</sub> )			
Typical	1.3		kΩ
Maximum	1.8		kΩ
R <sub>ON</sub> Drift vs. Temperature 0°C to +75°C	0.25		%/°C
R <sub>ON</sub> Mismatch			
Channel-to-channel	50	50	Ω
Differential	N/A	50	Ω
Input Leakage (I <sub>L</sub> )	1.0		nA
Input Leakage Drift	See Typical Performance Curves		
OFF Characteristics			
OFF Resistance	10 <sup>11</sup>		Ω
Output Leakage (all channels disabled)	0.2		nA
Input Leakage <sup>(3)</sup>	0.02		nA
Leakage Drift	See Typical Performance Curves		
Output Leakage with Input Overvoltage			
of +35V	1		nA
of -35V	1		μA
<b>DIGITAL INPUTS</b>			
Logic "0" (V <sub>L</sub> ) <sup>(1)(4)</sup>	-V supply ≤ V <sub>L</sub> < 0.8 at 1nA		V
Logic "1" (V <sub>H</sub> ) <sup>(1)(4)</sup>	+4 ≤ V <sub>H</sub> ≤ +V supply at 1nA		V
Channel Select	4-bit binary code - one of sixteen		
	3-bit binary code - one of eight		
Enable	Logic "0" (low) disables all channels. Logic "1" (high) enables channel select to turn on selected channel.		
<b>POWER REQUIREMENTS</b>			
Rated Power Supply Voltages	±15		V
Supply Range			
+Supply	+10 to +20		V
-Supply	-10 to -20		V
Supply Drain			
At 1MHz Switching Speed	+4, -2		mA
At 100kHz Switching Speed	±0.5		mA
Typical Power Consumption Dc to 10kHz	7.5		mW
<b>DYNAMIC CHARACTERISTICS</b>			
Gain Error (20MΩ load) maximum Crosstalk <sup>(5)</sup>	0.01 0.005		% % of OFF channel signal
Settling Time <sup>(6)</sup>			
To 2mV (0.01%)	7		μsec
To 20mV (0.10%)	3		μsec
Common-mode Rejection, min	N/A	120	dB
Switching Time			
Turn ON	0.5		μsec
Turn OFF	0.3		μsec
Recovery Time from Input Overvoltage Pulse of 35V for 100μsec			
To 0.01%	150		μsec
To 0.10%	15		μsec
<b>OUTPUT</b>			
Voltage Range	±15		V
Capacitance to Ground	50	30(7)	pF
Capacitance Mismatch	N/A		%
<b>TEMPERATURE</b>			
Specification	0 to +75		°C
Storage	-65 to +150		°C

## MECHANICAL

NOTE: Leads in true position within .010" (25mm) R at seating plane.



Denotes Pin 1



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.360	1.470	34.54	37.34
B	.500	.550	12.70	13.97
C	---	.200	---	5.08
D	.015	.021	0.38	0.53
F	.030	.070	0.76	1.78
G	.100 BASIC	---	2.54 BASIC	---
H	.030	.095	0.76	2.41
J	.007	.013	0.18	0.33
K	.100	---	2.54	---
L	.600 BASIC	---	15.24 BASIC	---
M	---	.15°	---	15°
N	.020	.090	0.51	2.29

### NOTES:

1. Total power dissipation due to input overvoltage current flowing in the input protection circuitry must be limited to one watt for both (a) normal operation with power supplies turned on or (b) during a fault condition when the supplies are shorted to ground.
2. Reference voltage controls noise immunity level. Normally not used (pin 13 left open).
3. Leakage measurement made with all OFF channel inputs fed in parallel to +20V.
4. Maximum overvoltage is ±V<sub>supply</sub> ±4V at ±15mA. Logic levels specified are for V<sub>REF</sub> pin 13 open. For V<sub>REF</sub> = +10V, V<sub>H</sub> MIN = +6V.
5. 20V, pk-pk 1000Hz sinewave; R<sub>source</sub> = 1000Ω, same signal on all unused channels.
6. For 20V between switched channels, R<sub>source</sub> = 1000Ω. See Typical Performance Curves for settling time vs. source impedance (R<sub>S</sub>).
7. From each side of MPC8D to ground.



# DISCUSSION OF PERFORMANCE

## STATIC TRANSFER ACCURACY

The static or DC transfer accuracy of transmitting the multiplexer input voltage to the output depends on the channel ON resistance ( $R_{ON}$ ), the load impedance, the source impedance, the load bias current and the multiplexer leakage current.

### Single-Ended Multiplexer Static Accuracy

The major contributors to static transfer accuracy for single-ended multiplexers are:

- Source resistance loading error
- Multiplexer ON resistance error
- DC offset error caused by both load bias current and multiplexer leakage current.

### Resistive Loading Errors

The source and load impedances will determine the input resistive loading errors. To minimize these errors:

- Keep loading impedance as high as possible. This minimizes the resistive loading effects of the source resistance and multiplexer ON resistance. As a guideline, load impedances of  $10^8\Omega$  or greater will keep resistive loading errors to 0.002% or less for  $1000\Omega$  source impedances. A  $10^6\Omega$  load impedance will increase source loading error to 0.2% or more.
- Use sources with impedances as low as possible. A  $1000\Omega$  source resistance will present less than 0.001% loading error and  $10k\Omega$  source resistance will increase source loading error to 0.01% with a  $10^8\Omega$  load impedance.

Input resistive loading errors are determined by the following relationship (see Figure 1):

### Source and Multiplexer Resistive Loading Error

$$\epsilon_{(R_S + R_{ON})} = \frac{R_S + R_{ON}}{R_S + R_{ON} + R_L} \times 100\% \text{ where } \begin{matrix} R_S = R_{\text{source}} \\ R_L = \text{load resistance} \\ R_{ON} = \text{multiplexer ON resistance.} \end{matrix}$$

### Input Offset Voltage

Bias current generates an input Offset voltage as a result of the  $I_b$  drop across the multiplexer ON resistance and source resistance. A load bias current of  $10nA$  will generate an offset voltage of  $20\mu V$  if a  $1000\Omega$  source is used, and  $200\mu V$  if a  $10k\Omega$  source is used. In general, for the MPC16S, the Offset voltage at the output is determined by:

$$V_{\text{OFFSET}} = (I_b + I_L)(R_{ON} + R_{\text{source}}) \text{ where}$$

$I_b$  = Bias current of device multiplexer is driving

$I_L$  = Multiplexer leakage current

$R_{ON}$  = Multiplexer ON resistance

$R_{\text{source}}$  = Source resistance

### Differential Multiplexer Static Accuracy

Static accuracy errors in a differential multiplexer are difficult to control, especially when it is used for multiplexing low-level signals with full scale ranges of  $10mV$  to  $100mV$ .

The matching properties of the multiplexer, source and output load play a very important part in determining the transfer accuracy of the multiplexer. The source impedance unbalance, common-mode impedance, load

bias current mismatch, load differential impedance mismatch, and common-mode impedance of the load all contribute errors to the multiplexer. The multiplexer ON resistance mismatch, leakage current mismatch and ON resistance also contribute to differential errors.

Referring to Figure 2, the effects of these errors can be minimized by following the general guidelines described in this section, especially for low level multiplexing applications.

### Load (Output Device) Characteristics

- Use devices with very low bias current. Generally, FET input amplifiers should be used for low level signals less than  $50mV$  FSR. Low bias current bipolar input amplifiers are acceptable for signal ranges higher than  $50mV$  FSR. Bias current matching will determine the input offset.
- The system DC common-mode rejection (CMR) can never be better than the combined CMR of the multiplexer and driven load. System CMR will be less than the device which has the lower CMR figure.
- Load impedances, differential and common-mode, should be  $10^{10}\Omega$  or higher.

### Source Characteristics

- The source impedance unbalance will produce offset, common-mode and channel-to-channel gain-scatter errors. Use sources which do not have large impedance unbalances if at all possible.
- Keep source impedances as low as possible to minimize resistive loading errors.
- Minimize ground loops. If signal lines are shielded, ground all shields to a common point at the system analog common.

If the MPC8D is used for multiplexing high-level signals of  $1V$  to  $10V$  full scale ranges, the foregoing precautions should still be taken, but the parameters are not as critical as for low-level signal applications.




FIGURE 1. MPC16S State Accuracy Equivalent Circuit.




FIGURE 2. MPC8D Static Accuracy Equivalent Circuit.

## SETTLING TIME

The gate-to-source and gate-to-drain capacitance of the CMOS FET switches, the RC time constants of the source and the load determine the settling time of the multiplexer.

Governed by the charge transfer relation  $i = C(dV/dt)$ , the charge currents transferred to both load and source by the analog switches are determined by the amplitude and rise time of the signal driving the CMOS FET switches and the gate-to-drain and gate-to-source junction capacitances as shown in Figures 3 and 4. Using this relationship, one can see that the amplitude of the switching transients seen at the source and load decrease proportionally as the capacitance of the load and source increase. The tradeoff for reduced switching transient amplitude is increased settling time. In effect, the amplitude of the transients seen at the source and load are:

$$dV_{load} = (i/C)dt$$

where  $i = C(dV/dt)$  of the CMOS FET switches

$C =$  load or source capacitance

The source must then redistribute this charge, and the effect of source resistance on settling time is shown in the Typical Performance Curves. This graph shows the settling time for a 20V step change on the input. The settling time for smaller step changes on the input will be less than that shown in the graph.

## SWITCHING TIME

This is the time required for the CMOS FET to turn ON after a new digital code has been applied to the Channel Address inputs. It is measured from the 50 percent point of the address input signal to the 90 percent point of the analog signal seen at the output for a 10V signal change between channels.

## CROSSTALK

Crosstalk is the amount of signal feedthrough from the 7 (MPC8D) or 15 (MPC16S) OFF channels appearing at the multiplexer output. Crosstalk is caused by the voltage divider effect of the OFF channel, OFF resistance, and junction capacitances in series with the  $R_{ON}$  and  $R_{source}$  impedances of the ON channel. Crosstalk is measured with a 20V, pk-pk 1000Hz sine wave applied to all OFF channels. The crosstalk for these multiplexers is shown in the Typical Performance Curves.

## COMMON-MODE REJECTION (MPC8D ONLY)

The matching properties of the load, multiplexer and source affect the common-mode rejection (CMR) capability of a differentially multiplexed system. CMR is the ability of the multiplexer and input amplifier to reject signals that are common to both inputs, and to pass on only the signal difference to the output. For the MPC8D, protection is provided for common-mode signals of  $\pm 20V$  above the power supply voltages with no damage to the analog switches.




FIGURE 3. Settling Time Effects—MPC16S.




FIGURE 4. Settling & Common-Mode Effects—MPC-8D.

The CMR of the MPC8D and Burr-Brown's model 3660 instrumentation amplifier is 110dB at DC to 1Hz with a 6dB/octave rolloff to 70dB at 1000Hz. This measurement of CMR is shown in the Typical Performance Curves and is made with a Burr-Brown model 3660 instrumentation amplifier connected for a gain of 1000 and with source unbalance of 10k $\Omega$ , 1k $\Omega$  and no unbalance.



Factors which will degrade multiplexer and system DC CMR are:

- Amplifier bias current and differential impedance mismatch
- Load impedance mismatch
- Multiplexer impedance and leakage current mismatch
- Load and source common-mode impedance.


AC CMR rolloff is determined by the amount of common-mode capacitances (absolute and mismatch) from each signal line to ground. Larger capacitances will limit CMR at higher frequencies; thus, if good CMR is desired at higher frequencies, the common-mode capacitances and unbalance of signal lines and multiplexer to amplifier wiring must be minimized. Use twisted-shielded pair signal lines wherever possible.

# TYPICAL PERFORMANCE CURVES




SETTLING TIME VS SOURCE RESISTANCE FOR 20V STEP CHANGE




CMR VS FREQUENCY FOR MODEL 3660 1A AND MPC8D (G = 1000)



COMBINED CMR VS FREQUENCY FOR MODEL 3660 1A AND MPC8D (G = 1000)



NORMALIZED "ON" RESISTANCE VS SUPPLY VOLTAGE



# INSTALLATION & OPERATING INSTRUCTIONS

The ENABLE input, pin 18, is included for expansion of the number of channels on a single-node as illustrated in Figure 5. With the ENABLE line at a logic 1, the channel is selected by the 3-bit (MPC8D) or 4-bit (MPC16S) Channel Select Address (shown in the Truth Tables). If ENABLE is at logic 0, all channels are turned OFF, even if the Channel Address Lines are active. If the ENABLE line is not to be used, simply tie it to +V supply. If the +15V and/or -15V supply voltage is absent or shorted to ground, the MPC8D and MPC16S multiplexers will not be damaged; however, some signal feedthrough to the output will occur. Total package power dissipation must not be exceeded (see Note 1 of Electrical Specifications).

For best settling speed, the input wiring and interconnections between multiplexer output and driven devices should be kept as short as possible. When driving the digital inputs from TTL, open collector output with pull-up resistors are recommended (see Typical Performance Curves, access time).

To preserve common-mode rejection of the MPC8D, use twisted-shielded pair wire for signal lines and inter-tier connections and/or multiplexer output lines. This will help common-mode capacitance balance and reduce stray signal pickup. If shields are used, all shields should be connected as close as possible to system analog common or to the common-mode guard driver.

## CHANNEL EXPANSION

### SINGLE-ENDED MULTIPLEXER (MPC16S)

Up to 64 channels (4 multiplexers) can be connected to a single-node, or up to 256 channels using 17 MPC16S multiplexers on a two-tiered structure as shown in Figures 5 and 6.

### DIFFERENTIAL MULTIPLEXER (MPC8D)

Single or multi-tiered configurations can be used to expand multiplexer channel capacity up to 64 channels using a 64 x 1 or 8 x 8 configuration.

### SINGLE-NODE EXPANSION

The 64 x 1 configuration is simply eight MPC8D units tied to a single-node. Programming is accomplished with a 6-bit counter, using the 3LSB of the counter to control Channel Address inputs  $A_0$ ,  $A_1$  and  $A_2$  and the 3MSB of the counter to drive an 8 of 1 decoder. The 8 of 1 decoder then is used to drive the ENABLE inputs (pin 18) of the MPC8D multiplexers.

### TWO-TIER EXPANSION

Using an 8 x 8 two-tier structure for expansion to 64 channels, the programming is simplified. The 6-bit counter output does not require an 8 of 1 decoder. The 3LSB of the counter drive the  $A_0$ ,  $A_1$ , and  $A_2$  inputs of the eight first tier multiplexers and the 3MSB of the counter

are applied to the  $A_0$ ,  $A_1$ , and  $A_2$  inputs of the second tier multiplexer.

### Single vs Multitiered Channel Expansion

In addition to reducing programming complexity, two-tier configuration offers the added advantages over single-node expansion of reduced OFF channel current leakage (reduced Offset), better CMR, and a more reliable configuration if a channel should fail in the ON condition (short). Should a channel fail ON in the single-node configuration, data cannot be taken from any channel, whereas only one channel group is failed (8 or 16) in the multitiered configuration.




FIGURE 5. 32 to 64 Channel, Single-Tier Expansion.




FIGURE 6. Channel Expansion up to 256 Channels Using 16 x 16 Two-Tiered Expansion.



**MPC800**

## High Speed CMOS ANALOG MULTIPLEXER

### FEATURES

- **HIGH SPEED**  
 100nsec access time  
 800nsec settling to 0.01%  
 250nsec settling to 0.1%
- **USER-PROGRAMMABLE**  
 16-channel single-ended or  
 8-channel differential
- **SELECTABLE TTL or CMOS COMPATIBILITY**
- **WILL NOT SHORT SIGNAL SOURCES**  
 Break-before-make switching
- **SELF-CONTAINED WITH INTERNAL  
 CHANNEL ADDRESS DECODER**
- **28-PIN HERMETIC DUAL-IN-LINE PACKAGE**


### DESCRIPTION

The MPC800 is a high speed multiplexer that is user-programmable for 16-channel single-ended operation or 8-channel differential operation and for TTL or CMOS compatibility.

The MPC800 features a self-contained binary address decoder. It also has an enable line which allows the user to inhibit the entire multiplexer thereby facilitating channel expansion by adding additional multiplexers.

High quality processing is employed to produce CMOS FET analog channel switches which have low leakage current, low ON resistance, high OFF resistance, low feedthrough capacitance, and fast settling time.

Two models are available, the MPC800KG for operation from 0°C to +75°C and the MPC800SG for operation from -55°C to +125°C.




# SPECIFICATIONS

## ELECTRICAL


At  $T_A = +25^\circ\text{C}$  and  $\pm V_{CC} = 15\text{V}$ , unless otherwise noted.

MODEL	MPC800KG, MPC800SG			UNITS
	MIN	TYP	MAX	
<b>INPUT</b>				
<b>ANALOG INPUT</b>				
Voltage Range	-15		+15	V
Maximum Overvoltage	-V <sub>CC</sub> -2		+V <sub>CC</sub> +2	V
Number of Input Channels				
Differential	8			
Single-Ended	16			
Reference Voltage Range(1)	6		10	V
ON Characteristics(2)				
ON Resistance (R <sub>ON</sub> ) at +25°C		620	750	Ω
Over Temperature Range		700	1000	Ω
R <sub>ON</sub> Drift vs Temperature		See Typical Performance Curves		
R <sub>ON</sub> Mismatch		< 10		Ω
ON Channel Leakage		0.04		nA
Over Temperature Range		0.6	100	nA
ON Channel Leakage Drift		See Typical Performance Curves		
OFF Characteristics				
OFF Isolation		90		dB
OFF Channel Input Leakage		0.01		nA
Over Temperature Range		0.38	50	nA
OFF Channel Input Leakage Drift		See Typical Performance Curves		
OFF Channel Output Leakage		0.035		nA
Over Temperature Range		0.48	100	nA
OFF Channel Output Leakage Drift		See Typical Performance Curves		
Output Leakage (All channels disabled)(3)		0.02		nA
Output Leakage with Overvoltage				
+16V Input		< 0.35		mA
-16V Input		< 0.65		mA
<b>DIGITAL INPUTS</b>				
Over Temperature Range				
TTL(4)			0.8	V
Logic "0" (VAL)				V
Logic "1" (VAH)	2.4			V
IAH		0.05	1	μA
IAL		4	25	μA
TTL Input Overvoltage	-6		6	V
CMOS				
Logic "0" (VAL)			0.3V <sub>REF</sub>	V
Logic "1" (VAH)	0.7 V <sub>REF</sub>			V
CMOS Input Overvoltage	-2		+V <sub>CC</sub> +2	V
Address A <sub>3</sub> Overvoltage	-V <sub>CC</sub> -2		+V <sub>CC</sub> +2	V
Digital Input Capacitance		5		pF
Channel Select(5)				
Single-Ended		4-bit binary code one of 16		
Differential		3-bit binary code one of 8		
Enable		Logic "0" inhibits all channels		
<b>POWER REQUIREMENTS</b>				
Over Temperature Range				
Rated Supply Voltage		±15		V
Maximum Voltage Between Supply Pins			33	V
Total Power Dissipation		525		mW
Allowable Total Power Dissipation(6)			1200	mW
Supply Drain (+25°C)				
At 1MHz Switching Speed		+35, -39		mA
At 100kHz Switching Speed		+25, -29		mA
<b>DYNAMIC CHARACTERISTICS</b>				
Gain Error		< 0.0003		%
Cross Talk(7)		See Typical Performance Curves		
TOPEN (Break before make delay)		20		nsec
Access Time at +25°C		100	150	nsec
Over Temperature Range		120	200	nsec
Settling Time(8)				
to 0.1% (20mV)		250		nsec
to 0.01% (2mV)		800		nsec
Common-Mode Rejection (Differential)				
DC		> 125		dB
60Hz		> 75		dB
Channel Input Capacitance, C <sub>s</sub> (off)		2.5		pF
Channel Output Capacitance, C <sub>o</sub> (off)		18		pF
Input to Output Capacitance, C <sub>ops</sub> (off)		0.02		pF

## MECHANICAL



## PIN CONFIGURATION








MODEL	MPC800KG, MPC800SG			UNITS
PARAMETER	MIN	TYP	MAX	
<b>TEMPERATURE</b>				
MPC800KG				
Specification	0		+75	°C
Storage	-65		+150	°C
MPC800SG				
Specification	-55		+125	°C
Storage	-65		+150	°C

**NOTES:**

1. Reference voltage controls noise immunity, normally left open for TTL compatibility and connected to V<sub>DD</sub> for CMOS compatibility.
2. V<sub>IN</sub> = ±10V, I<sub>OUT</sub> = 100μA.
3. Single-ended mode.
4. Logic levels specified for V<sub>REF</sub> (pin 13) open.
5. For single-ended operation, connect output A (pin 28) to output B (pin 2) and use A<sub>3</sub> (pin 14) as an address line. For differential operation connect A<sub>3</sub> to -V<sub>CC</sub>.
6. Derate 8mW/°C above T<sub>A</sub> = +75°C.
7. 10V, p-p, sine wave on all unused channels. See Typical Performance Curves.
8. For 20V step input to ON channel, into 1kΩ load.

## TYPICAL PERFORMANCE CURVES



# DISCUSSION OF PERFORMANCE

## STATIC TRANSFER ACCURACY

The static or DC transfer accuracy of transmitting the multiplexer input voltage to the output depends on the channel ON resistance ( $R_{ON}$ ), the load impedance, the source impedance, the load bias current, and the multiplexer leakage current.

### Single-Ended Multiplexer Static Accuracy

The major contributors to static transfer accuracy for single-ended multiplexers are:

- Source resistance loading error
- Multiplexer ON resistance error
- DC offset error caused by both load bias current and multiplexer leakage current.

### RESISTIVE LOADING ERRORS

The source and load impedances will determine the ON resistance loading errors. To minimize these errors:

- Keep loading impedance as high as possible. This minimizes the resistive loading effects of the source resistance and multiplexer ON resistance. As a guideline, load impedances of  $10^8 \Omega$  or greater will keep resistive loading errors to 0.002% or less for 1000 $\Omega$  source impedances. A  $10^6 \Omega$  load impedance will increase source loading error to 0.2% or more.
- Use sources with impedances as low as possible. A 1000 $\Omega$  source resistance will present less than 0.002% loading error and 10k $\Omega$  source resistance will increase source loading error 0.02% with a  $10^8 \Omega$  load impedance.

Input resistive loading errors are determined by the following relationship (see Figure 1):

#### Source and Multiplexer Resistive Loading Error

$$\epsilon (R_S + R_{ON}) = \frac{R_S + R_{ON}}{R_S + R_{ON} + R_L} \times 100\%$$

where  $R_S = R_{source}$   
 $R_L = \text{Load Resistance}$   
 $R_{ON} = \text{Multiplexer ON resistance}$




FIGURE 1. MPC800 Static Accuracy Equivalent Circuit (Single-ended Operation).

### Input Offset Voltage

Bias and leakage currents generate an input Offset voltage as a result of the  $I_R$  drop across the multiplexer

ON resistance and source resistance. A load bias current of 10nA, a leakage current of 1nA, and an ON resistance of 700 $\Omega$  will generate an offset voltage of 19 $\mu$ V if a 1000 $\Omega$  source is used, and 118 $\mu$ V if a 10k $\Omega$  source is used. In general, for the MPC800 the Offset voltage at the output is determined by:

$$V_{OFFSET} = (I_B + I_L)(R_{ON} + R_{source}) \text{ where}$$

$I_B = \text{Bias current of device multiplexer is driving}$   
 $I_L = \text{Multiplexer leakage current}$   
 $R_{ON} = \text{Multiplexer ON resistance}$   
 $R_{source} = \text{Source resistance}$

### Differential Multiplexer Static Accuracy

Static accuracy errors in a differential multiplexer are difficult to control, especially when it is used for multiplexing low level signals with full scale ranges of 10mV to 100mV.

The matching properties of the multiplexer, source and output load play a very important part in determining the transfer accuracy of the multiplexer. The source impedance unbalance, common-mode impedance, load bias current mismatch, load differential impedance mismatch, and common-mode impedance of the load all contribute errors to the multiplexer. The multiplexer ON resistance mismatch, leakage current mismatch and ON resistance also contribute to differential errors.

Referring to Figure 2, the effects of these errors can be minimized by following the general guidelines described in this section, especially for low level multiplexing applications.




FIGURE 2. MPC800 Static Accuracy Equivalent Circuit (Differential Operation).

### Load (Output Device) Characteristics

- Use devices with very low bias current. Generally, FET input amplifiers should be used for low level signals less than 50mV FSR. Low bias current bipolar input amplifiers are acceptable for signal ranges higher than 50mV FSR. Bias current matching will determine the input offset.
- The system DC common-mode rejection (CMR) can never be better than the combined CMR of the multiplexer and driven load. System CMR will be less than the device which has the lower CMR figure.
- Load impedances, differential and common-mode, should be  $10^{10} \Omega$  or higher.



### Source Characteristics

- The source impedance unbalance will produce offset, common-mode and channel-to-channel gain scatter errors. Use sources which do not have large impedance unbalances if at all possible.
- Keep source impedances as low as possible to minimize resistive loading errors.
- Minimize ground loops. If signal lines are shielded, ground all shields to a common point at the system analog common.

If the MPC800 is used for multiplexing high level signals of 1V to 10V full scale ranges, the foregoing precautions should still be taken, but the parameters are not as critical as for low level signal applications

### SETTLING TIME

Settling time is the time required for the multiplexer to reach and maintain an output within a specified error band of its final value in response to a step input. The settling time of the MPC800 is primarily due to the channel capacitance and a combination of resistances which include the source and load resistances.

If the parallel combination of the source and load resistance times the total channel capacitance is kept small, then the settling time is primarily affected by internal RC's. For the MPC800 the internal capacitance




FIGURE 3. Settling Time Effects (Single-ended).




FIGURE 4. Settling and Common-Mode Effects (Differential).

is approximately 20pF differential or 40pF single-ended. With external capacitance neglected, the time constant of source resistance in parallel with load resistance and the internal capacitance should be kept less than 40nsec. This means the source resistance should be kept to less than 2kΩ (assume high load resistance) to maintain fast settling times.

### SWITCHING TIME

This is the time required for the CMOS FET to turn ON after a new digital code has been applied to the Channel Address inputs. It is measured from the 50 percent point of the address input signal to the 90 percent point of the analog signal seen at the output for a 10V signal change between channels.

### CROSSTALK

Crosstalk is the amount of signal feedthrough from the 7 differential or 15 single-ended OFF channels appearing at the multiplexer output. Crosstalk is caused by the voltage divider effect of the OFF channel, OFF resistance, and junction capacitances in series with the R\_ON and R\_SOURCE impedances of the ON channel. Crosstalk is measured with a 20V, pk-pk, 1000Hz sine wave applied to all OFF channels. The crosstalk for these multiplexers is shown in the Typical Performance Curves.

### COMMON-MODE REJECTION (DIFFERENTIAL MODE ONLY)

The matching properties of the load, multiplexer and source affect the common-mode rejection (CMR) capability of a differentially multiplexed system. CMR is the ability of the multiplexer and input amplifier to reject signals that are common to both inputs, and to pass on only the signal difference to the output. Protection is provided for common-mode signals of ±2V above the power supply voltages with no damage to the analog switches.

The CMR of the MPC800 and Burr-Brown's model 3630 Instrumentation Amplifier is 120dB at DC to 10Hz with a 6dB/octave rolloff to 80dB at 1000Hz. This measurement of CMR is shown in the Typical Performance Curves and is made with a Burr-Brown model 3630 instrumentation amplifier connected for a gain of 1000 and with source unbalance of 10kΩ, 1kΩ and no unbalance.

Factors which will degrade multiplexer and system DC CMR are:

- Amplifier bias current and differential impedance mismatch.

- Load impedance mismatch.
- Multiplexer impedance and leakage current mismatch.
- Load and source common-mode impedance.

AC CMR rolloff is determined by the amount of common-mode capacitances (absolute and mismatch) from each signal line to ground. Larger capacitances will limit CMR at higher frequencies; thus, if good CMR is desired at higher frequencies, the common-mode capacitances and unbalance of signal lines and multiplexer to amplifier wiring must be minimized. Use twisted-shielded pair signal lines wherever possible.

## INSTALLATION & OPERATING INSTRUCTIONS

The ENABLE input, pin 18, is included for expansion of the number of channels on a single-node as illustrated in Figure 5. With the ENABLE line at a logic 1, the channel is selected by the Channel Select Address (shown in the Truth Tables). If ENABLE is at logic 0, all channels are turned OFF, even if the Channel Address Lines are active. If the ENABLE line is not to be used, simply tie it to logic 1.

For the best settling time, the input wiring and interconnections between multiplexer output and driven devices should be kept as short as possible. When driving the digital inputs from TTL, open collector output with pullup resistors are recommended.

To preserve common-mode rejection of the MPC800 use twisted-shielded pair wire for signal lines and inter-tier connections and/or multiplexer output lines. This will help common-mode capacitance balance and reduce stray signal pickup. If shields are used, all shields should be connected as close as possible to system analog common or to the common-mode guard driver.

### LOGIC LEVELS

The logic level is user-programmable as either TTL-compatible by leaving the  $V_{REF}$  (pin 13) open or CMOS-compatible by connecting the  $V_{REF}$  to  $V_{DD}$  (CMOS supply voltage).

### 16-CHANNEL SINGLE-ENDED OPERATION

To use the MPC800 as a 16-channel single-ended multiplexer, output A (pin 28) is connected to output B (pin 2) to form a single output, then all four address lines ( $A_0$ ,  $A_1$ ,  $A_2$  and  $A_3$ ) are used to address the correct channel.

The MPC800 can also be used as a dual 8-channel single-ended multiplexer by not connecting output A and B, but then only one channel in one of the multiplexers can be addressed at a time.

### 8-CHANNEL DIFFERENTIAL OPERATION

To use the MPC800 as an 8-channel differential multiplexer, connect address line  $A_3$  to  $-V_{CC}$  then use the

remaining three address lines ( $A_0$ ,  $A_1$  and  $A_2$ ) to address the correct channel. The differential inputs are the pairs of  $A_1$  and  $B_1$ ,  $A_2$  and  $B_2$ , etc.

### TRUTH TABLES

MPC800 used as 16-channel single-ended multiplexer or 8-channel dual multiplexer.

USE $A_3$ AS DIGITAL ADDRESS INPUT					"ON" CHANNEL TO	
ENABLE	$A_3$	$A_2$	$A_1$	$A_0$	OUT A	OUT B
L	X	X	X	X	NONE	NONE
H	L	L	L	L	1A	NONE
H	L	L	L	H	2A	NONE
H	L	L	H	L	3A	NONE
H	L	L	H	H	4A	NONE
H	L	H	L	L	5A	NONE
H	L	H	L	H	6A	NONE
H	L	H	H	L	7A	NONE
H	L	H	H	H	8A	NONE
H	H	L	L	L	NONE	1B
H	H	L	L	H	NONE	2B
H	H	L	H	L	NONE	3B
H	H	L	H	H	NONE	4B
H	H	H	L	L	NONE	5B
H	H	H	L	H	NONE	6B
H	H	H	H	L	NONE	7B
H	H	H	H	H	NONE	8B

For 16-channel single-ended function, tie "out A" to "out B, for dual 8-channel function use the  $A_3$  address pin to select between MUX A and MUX B, where MUX A is selected with  $A_3$  low.

MPC800 used as 8-channel differential multiplexer.

$A_3$ CONNECT TO $-V_{CC}$				"ON" CHANNEL TO	
ENABLE	$A_2$	$A_1$	$A_0$	OUT A	OUT B
L	X	X	X	NONE	NONE
H	L	L	L	1A	1B
H	L	L	H	2A	2B
H	L	H	L	3A	3B
H	L	H	H	4A	4B
H	H	L	L	5A	5B
H	H	L	H	6A	6B
H	H	H	L	7A	7B
H	H	H	H	8A	8B

### CHANNEL EXPANSION

#### Single-tier Expansion

Up to four MPC800's can be connected to a single node to form a 64-channel single-ended multiplexer or up to eight MPC800's can be connected to two nodes to form a 64-channel differential multiplexer. Programming is accomplished with a six-bit address and a 1 of 4 decoder for 64-channel single-ended expansion (see Figure 5) or an eight-bit address and a 1 of 8 decoder for 64-channel

differential expansion. The decoder drives the enable inputs of the MPC800, turning on only one multiplexer at a time.

### Two-tier Expansion

Up to seventeen MPC800's can be connected in a two-tier structure to form a 256-channel single-ended multiplexer (see Figure 6) or up to nine MPC800's can be connected in a two-tier structure to form a 64-channel differential multiplexer. Programming is accomplished with a 8-bit address.




FIGURE 5. 32- to 64-Channel, Single-tier Expansion.

### Single vs Multitiered Channel Expansion

In addition to reducing programming complexity, two-tier configuration offers the added advantages over single-node expansion of reduced OFF channel current leakage (reduced Offset), better CMR, and a more reliable configuration if a channel should fail in the ON condition (short). Should a channel fail ON in the single-node configuration, data cannot be taken from any channel, whereas only one-channel group is failed (8 or 16) in the multitiered configuration.




FIGURE 6. Channel Expansion up to 256 Channels using 16 x 16 Two-tiered Expansion.



# MPC801

## High Speed CMOS ANALOG MULTIPLEXER

### FEATURES

- **HIGH SPEED**  
80nsec access time  
800nsec settling to 0.01%  
250nsec settling to 0.1%
- **USER-PROGRAMMABLE**  
8-channel single-ended or  
4-channel differential
- **SELECTABLE TTL or CMOS COMPATIBILITY**
- **WILL NOT SHORT SIGNAL SOURCES**  
Break-before-make switching
- **SELF-CONTAINED WITH INTERNAL  
CHANNEL ADDRESS DECODER**
- **18-PIN HERMETIC DUAL-IN-LINE PACKAGE**


### DESCRIPTION

The MPC801 is a high speed multiplexer that is user-programmable for 8-channel single-ended operation or 4-channel differential operation and for TTL or CMOS compatibility.

The MPC801 features a self-contained binary address decoder. It also has an enable line which allows the user to inhibit the entire multiplexer thereby facilitating channel expansion by adding additional multiplexers.

High quality processing is employed to produce CMOS FET analog channel switches which have low leakage current, low ON resistance, high OFF resistance, low feedthrough capacitance, and fast settling time.

Two models are available, the MPC801KG for operation from 0°C to +75°C and the MPC801SG for operation from -55°C to +125°C.




# SPECIFICATIONS ELECTRICAL

At  $T_A = +25^\circ\text{C}$  and  $\pm V_{CC} = 15\text{VDC}$  unless otherwise noted.

MODEL	MPC801KG, MPC801SG			UNITS
	MIN	TYP	MAX	
<b>INPUT</b>				
<b>ANALOG INPUT</b>				
Voltage Range	-15		+15	V
Maximum Overvoltage	$-V_{CC} - 2$		$+V_{CC} + 2$	V
Number of Input Channels				
Differential	4			
Single-Ended	8			
Reference Voltage Range(1)	6		10	V
<b>ON Characteristics(2)</b>				
ON Resistance ( $R_{ON}$ ) at $+25^\circ\text{C}$		500	750	$\Omega$
Over Temperature Range		700	1000	$\Omega$
$R_{ON}$ Drift vs Temperature	See Typical Performance Curves			
$R_{ON}$ Mismatch		< 10		$\Omega$
ON Channel Leakage		0.1		nA
Over Temperature Range		0.3	50	nA
ON Channel Leakage Drift	See Typical Performance Curves			
<b>OFF Characteristics</b>				
OFF Isolation		90		dB
OFF Channel Input Leakage		0.05		nA
Over Temperature Range		0.6	50	nA
OFF Channel Input Leakage Drift	See Typical Performance Curves			
OFF Channel Output Leakage		0.1		nA
Over Temperature Range		0.30	50	nA
OFF Channel Output Leakage Drift	See Typical Performance Curves			
Output Leakage (All channels disabled)(3)		0.02		nA
Output Leakage with Overvoltage				
+16V Input		< 0.35		mA
-16V Input		< 0.65		mA
<b>DIGITAL INPUTS</b>				
<b>Over Temperature Range</b>				
TTL(4)				
Logic "0" ( $V_{AL}$ )			0.8	V
Logic "1" ( $V_{AH}$ )	2.4	0.05	1	V
I <sub>AH</sub>		4	20	$\mu\text{A}$
I <sub>AL</sub>			6	$\mu\text{A}$
TTL Input Overvoltage	-6			V
CMOS				
Logic "0" ( $V_{AL}$ )			0.3V <sub>REF</sub>	V
Logic "1" ( $V_{AH}$ )	0.7 V <sub>REF</sub>			V
CMOS Input Overvoltage	-2		$+V_{CC} + 2$	V
Address A <sub>2</sub> Overvoltage	$-V_{CC} - 2$		$+V_{CC} + 2$	V
Digital Input Capacitance		5		pF
<b>Channel Select(5)</b>				
Single-Ended	3-bit binary code one of 8			
Differential	2-bit binary code one of 4			
Enable	Logic "0" inhibits all channels			
<b>POWER REQUIREMENTS</b>				
<b>Over Temperature Range</b>				
Rated Supply Voltage		$\pm 15$		V
Maximum Voltage Between Supply Pins		360	33	V
Total Power Dissipation			725	mW
Allowable Total Power Dissipation(6)				mW
Supply Drain ( $+25^\circ\text{C}$ )				
At 1MHz Switching Speed		+14, -12.5		mA
At 100kHz Switching Speed		+12.5, -12.5		mA
<b>DYNAMIC CHARACTERISTICS</b>				
Gain Error		< 0.0003		%
Cross Talk(7)	See Typical Performance Curves			
$T_{OPEN}$ (Break before make delay)		20		nsec
Access Time at $25^\circ\text{C}$		80	125	nsec
Over Temperature Range		110	150	nsec
<b>Settling Time(8)</b>				
to 0.1% (20mV)		250		nsec
to 0.01% (2mV)		800		nsec
<b>Common-Mode Rejection (Differential)</b>				
DC		> 125		dB
60Hz		> 75		dB
OFF Channel Input Capacitance, $C_s$ (off)		1.9		pF
OFF Channel Output Capacitance, $C_o$ (off)		10		pF
OFF Input to Output Capacitance, $C_{ps}$ (off)		0.02		pF

## MECHANICAL








## ELECTRICAL (CONT)

MODEL	MPC801KG, MPC801SG			UNITS
PARAMETER	MIN	TYP	MAX	
<b>TEMPERATURE</b>				
MPC801KG				
Specification	0		+75	°C
Storage	-65		+150	°C
MPC801SG				
Specification	-55		+125	°C
Storage	-65		+150	°C

### NOTES:

- Reference voltage controls noise immunity, normally left open for TTL compatibility and connected to  $V_{DD}$  for CMOS compatibility.
- $V_{IN} = \pm 10V$ ,  $I_{OUT} = 100\mu A$ .
- Single-ended mode.
- Logic levels specified for  $V_{REF}$  (pin 8) open.
- For single-ended operation, connect output A (pin 18) to output B (pin 2) and use  $A_2$  (pin 9) as an address line. For differential operation connect  $A_2$  to  $-V_{CC}$ .
- Derate  $8mW/^\circ C$  above  $T_A = +75^\circ C$ .
- 10V, p-p, sine wave on all unused channels. See Typical Performance Curves.
- For 20V step input to ON channel, into  $1k\Omega$  load.

## TYPICAL PERFORMANCE CURVES



# DISCUSSION OF PERFORMANCE

## STATIC TRANSFER ACCURACY

The static or DC transfer accuracy of transmitting the multiplexer input voltage to the output depends on the channel ON resistance ( $R_{ON}$ ), the load impedance, the source impedance, the load bias current, and the multiplexer leakage current.

### Single-Ended Multiplexer Static Accuracy

The major contributors to static transfer accuracy for single-ended multiplexers are:

- Source resistance loading error
- Multiplexer ON resistance error
- DC offset error caused by both load bias current and multiplexer leakage current.

### RESISTIVE LOADING ERRORS

The source and load impedances will determine the ON resistance loading errors. To minimize these errors:

- Keep loading impedance as high as possible. This minimizes the resistive loading effects of the source resistance and multiplexer ON resistance. As a guideline, load impedances of  $10^5\Omega$  or greater will keep resistive loading errors to 0.002% or less for 1000 $\Omega$  source impedances. A  $10^5\Omega$  load impedance will increase source loading error to 0.2% or more.
- Use sources with impedances as low as possible. A 1000 $\Omega$  source resistance will present less than 0.002% loading error and 10k $\Omega$  source resistance will increase source loading error 0.02% with a  $10^5\Omega$  load impedance.

Input resistive loading errors are determined by the following relationship (see Figure 1):

#### Source and Multiplexer Resistive Loading Error

$$\epsilon (R_S + R_{ON}) = \frac{R_S + R_{ON}}{R_S + R_{ON} + R_L} \times 100\% \text{ where}$$

$$R_S = R_{\text{source}}$$

$$R_L = \text{Load resistance}$$

$$R_{ON} = \text{Multiplexer ON resistance.}$$

### Input Offset Voltage

Bias and leakage currents generate an input Offset voltage as a result of the  $I_R$  drop across the multiplexer ON resistance and source resistance. A load bias current of 10nA, a leakage current of 1nA, and an ON resistance of 700 $\Omega$  will generate an offset voltage of 19 $\mu$ V if a 1000 $\Omega$  source is used, and 118 $\mu$ V if a 10k $\Omega$  is used. In general, for the MPC801 the Offset voltage at the output is determined by:

$$V_{\text{OFFSET}} = (I_B + I_L)(R_{ON} + R_{\text{source}}) \text{ where}$$

$$I_B = \text{Bias Current of device multiplexer is driving}$$

$$I_L = \text{Multiplexer leakage current}$$

$$R_{ON} = \text{Multiplexer ON resistance}$$

$$R_{\text{source}} = \text{Source resistance.}$$

### Differential Multiplexer Static Accuracy

Static accuracy errors in a differential multiplexer are difficult to control, especially when it is used for multiplexing low level signals with full scale ranges of 10mV to 100mV.

The matching properties of the multiplexer, source and output load play a very important part in determining the transfer accuracy of the multiplexer. The source impedance unbalance, common-mode impedance, load bias current mismatch, load differential impedance mismatch, and common-mode impedance of the load all contribute errors to the multiplexer. The multiplexer ON resistance mismatch, leakage current mismatch and ON resistance also contribute to differential errors.

Referring to Figure 2, the effects of these errors can be minimized by following the general guidelines described in this section, especially for low level multiplexing applications.

### Load (Output Device) Characteristics

- Use devices with very low bias current. Generally, FET input amplifiers should be used for low level signals less than 50mV FSR. Low bias current bipolar input amplifiers are acceptable for signal ranges higher than 50mV FSR. Bias current matching will determine the input offset.
- The system DC common-mode rejection (CMR) can never be better than the combined CMR of the multiplexer and driven load. System CMR will be less than the device which has the lower CMR figure.
- Load impedances, differential and common-mode, should be  $10^{10}\Omega$  or higher.




FIGURE 1. MPC801 Static Accuracy Equivalent Circuit (Single-ended Operation).




FIGURE 2. MPC801 Static Accuracy Equivalent Circuit (Differential Operation).

### Source Characteristics

- The source impedance unbalance will produce offset, common-mode and channel-to-channel gain scatter errors. Use sources which do not have large impedance unbalances if at all possible.
- Keep source impedances as low as possible to minimize resistive loading errors.
- Minimize ground loops. If signal lines are shielded, ground all shields to a common point at the system analog common.

If the MPC801 is used for multiplexing high level signals of 1V to 10V full scale ranges, the foregoing precautions should still be taken, but the parameters are not as critical as for low level signal applications

### SETTLING TIME

Settling time is the time required for the multiplexer to reach and maintain an output within a specified error band of its final value in response to a step input. The settling time of the MPC801 is primarily due to the channel capacitance and a combination of resistances which include the source and load resistances.

If the parallel combination of the source and load resistance times the total channel capacitance is kept small, then the settling time is primarily affected by internal RC's. For the MPC801 the internal capacitance is approximately 10pF differential or 20pF single-ended.




FIGURE 3. Settling Time Effects (Single-ended).




FIGURE 4. Settling and Common-Mode Effects (Differential).

With external capacitance neglected, the time constant of source resistance in parallel with load resistance and the internal capacitance should be kept less than 40nsec. This means the source resistance should be kept to less than 4kΩ (assume high load resistance) to maintain fast settling times.

### SWITCHING TIME

This is the time required for the CMOS FET to turn ON after a new digital code has been applied to the Channel Address inputs. It is measured from the 50 percent point of the address input signal to the 90 percent point of the analog signal seen at the output for a 10V signal change between channels.

### CROSSTALK

Crosstalk is the amount of signal feedthrough from the 3 differential or 7 single-ended OFF channels appearing at the multiplexer output. Crosstalk is caused by the voltage divider effect of the OFF channel, OFF resistance, and junction capacitances in series with the  $R_{ON}$  and  $R_{SOURCE}$  impedances of the ON channel. Crosstalk is measured with a 20V, pk-pk, 1000Hz sine wave applied to all OFF channels. The crosstalk for these multiplexers is shown in the Typical Performance Curves.

### COMMON-MODE REJECTION (DIFFERENTIAL MODE ONLY)

The matching properties of the load, multiplexer and source affect the common-mode rejection (CMR) capability of a differentially multiplexed system. CMR is the ability of the multiplexer and input amplifier to reject signals that are common to both inputs, and to pass on only the signal difference to the output. Protection is provided for common-mode signals of  $\pm 2V$  above the power supply voltages with no damage to the analog switches.

The CMR of the MPC801 and Burr-Brown's model 3630 Instrumentation Amplifier is 120dB at DC to 10Hz with a 6dB/octave rolloff to 80dB at 1000Hz. This measurement of CMR is shown in the Typical Performance Curves and is made with a Burr-Brown model 3630 instrumentation amplifier connected for a gain of 1000 and with source unbalance of 10kΩ, 1kΩ and no unbalance.

Factors which will degrade multiplexer and system DC CMR are:

- Amplifier bias current and differential impedance mismatch.
- Load impedance mismatch.
- Multiplexer impedance and leakage current mismatch.



- Load and source common-mode impedance.

AC CMR rolloff is determined by the amount of common-mode capacitances (absolute and mismatch) from each signal line to ground. Larger capacitances will limit CMR at higher frequencies; thus, if good CMR is desired at higher frequencies, the common-mode capacitances and unbalance of signal lines and multiplexer to amplifier wiring must be minimized. Use twisted-shielded pair signal lines wherever possible.

## INSTALLATION & OPERATING INSTRUCTIONS

The ENABLE input, pin 12, is included for expansion of the number of channels on a single-node as illustrated in Figure 5. With the ENABLE line at a logic 1, the channel is selected by the Channel Select Address (shown in the Truth Tables). If ENABLE is at logic 0, all channels are turned OFF, even if the Channel Address Lines are active. If the ENABLE line is not to be used, simply tie it to logic 1.

For the best settling time, the input wiring and interconnections between multiplexer output and driven devices should be kept as short as possible. When driving the digital inputs from TTL, open collector output with pullup resistors are recommended.

To preserve common-mode rejection of the MPC801 use twisted-shielded pair wire for signal lines and inter-tier connections and/or multiplexer output lines. This will help common-mode capacitance balance and reduce stray signal pickup. If shields are used, all shields should be connected as close as possible to system analog common or to the common-mode guard driver.

### LOGIC LEVELS

The logic level is user-programmable as either TTL-compatible by leaving the  $V_{REF}$  (pin 8) open or CMOS-compatible by connecting the  $V_{REF}$  to  $V_{DD}$  (CMOS supply voltage).

### 8-CHANNEL SINGLE-ENDED OPERATION

To use the MPC801 as an 8-channel single-ended multiplexer, output A (pin 18) is connected to output B (pin 2) to form a single output, then all three address lines ( $A_0$ ,  $A_1$ , and  $A_2$ ) are used to address the correct channel.

The MPC801 can also be used as a dual channel single-ended multiplexer by not connecting output A and B, but then only one channel in one of the multiplexers can be addressed at a time.

### 4-CHANNEL DIFFERENTIAL OPERATION

To use the MPC801 as an 4-channel differential multiplexer, connect address line  $A_2$  to  $-V_{CC}$  then use the remaining two address lines ( $A_0$  and  $A_1$ ) to address the correct channel. The differential inputs are the pairs of  $A_1$  and  $B_1$ ,  $A_2$  and  $B_2$ , etc.

## TRUTH TABLES

MPC801 used as 8-channel single-ended multiplexer or 4-channel dual multiplexer.

USE $A_2$ AS DIGITAL ADDRESS INPUT				"ON" CHANNEL TO	
ENABLE	$A_2$	$A_1$	$A_0$	OUT A	OUT B
L	X	X	X	NONE	NONE
H	L	L	L	1A	NONE
H	L	L	H	2A	NONE
H	L	H	L	3A	NONE
H	L	H	H	4A	NONE
H	H	L	L	NONE	1B
H	H	L	H	NONE	2B
H	H	H	L	NONE	3B
H	H	H	H	NONE	4B

For 8-channel single-ended function, tie "out A" to "out B", for dual 4-channel function use the  $A_2$  address pin to select between MUX A and MUX B, where MUX A is selected with  $A_2$  low.

MPC801 used as 4-channel differential multiplexer.

$A_2$ CONNECT TO $-V_{CC}$			"ON" CHANNEL TO	
ENABLE	$A_1$	$A_0$	OUT A	OUT B
L	X	X	NONE	NONE
H	L	L	1A	1B
H	L	H	2A	2B
H	H	L	3A	3B
H	H	H	4A	4B

## CHANNEL EXPANSION

### Single-tier Expansion

Up to eight MPC801's can be connected to a single node to form a 64-channel single-ended multiplexer or up to eight MPC801's can be connected to two nodes to form a 32-channel differential multiplexer. Programming is accomplished with a 6-bit address and a 1 of 8 decoder (Figure 5). The decoder drives the enable inputs of the MPC801, turning on only one multiplexer at a time.

### Two-tier Expansion

Up to nine MPC801's can be connected in a two-tier structure to form a 64-channel single-ended multiplexer (Figure 6) or up to five MPC801's can be connected in a two-tier structure to form a 16-channel differential multiplexer. Programming is accomplished with a 6-bit address.

### SINGLE VS MULTITIERED CHANNEL EXPANSION

In addition to reducing programming complexity, two-tier configuration offers the added advantages over single-node expansion of reduced OFF channel current leakage (reduced Offset), better CMR, and a more reliable configuration if a channel should fail in the ON condition (short). Should a channel fail ON in the single-

node configuration, data cannot be taken from any channel, whereas only one channel group is failed (4 or 8) in the multitiered configuration.




FIGURE 5. 64-Channel, Single-Tier, Single-Ended Expansion.





FIGURE 6. 64-channel, Two-Tier, Single-Ended Expansion.

# VOLTAGE-TO-FREQUENCY CONVERTERS



VFCs provide a simple, low cost way of converting analog signals into digital form. They provide an important alternative to other analog-to-digital conversion techniques. Their integrating input properties make them an appropriate choice when operating in noisy environments. The combination of high accuracy and linearity, low temperature drift, and monotonicity often provide performance characteristics unattainable with other techniques.

Since an analog quantity represented as a frequency is inherently serial data, it is easily handled in large multi-channel systems. Frequency information can be transmitted over long lines with excellent noise immunity using low cost digital line transmitters and receivers. Isolation can be accomplished with optical or transformer couplers without loss in accuracy. Outputs from multiple VFCs can be gated to common counter circuitry with simple digital logic.

Burr-Brown monolithic VFCs include the VFC32, VFC62, and VFC320 which provide industry standard performance and reliability in such applications as precision test and measurement equipment, data acquisition systems, and communications equipment.

# SELECTION GUIDE

## VOLTAGE-TO-FREQUENCY CONVERTERS

VFCs provide a simple low cost way of converting analog signals into digital form. They produce a pulse train with a repetition rate proportional to the amplitude of the analog input. The combination of accuracy, linearity, and low temperature drift make these units

some of the best available. Simple low cost isolation is obtained when a VFC is used together with a DC/DC converter and a single optical coupler.

V/F CONVERTERS								
Description	Model <sup>(1)</sup>	Frequency Range (kHz)	V <sub>IN</sub> Range (V)	Linearity, max (% of FSR)	Tempco, max (ppm of FSR/°C)	Temp Range <sup>(2)</sup>	Package	Page
Low Cost, Monolithic	VFC32KP	User-selected, 500kHz, max	User-selected	±0.01 at 10kHz	75 typ ±100 ±150	Com Ind MIL	DIP TO-100 TO-100	10-3
	VFC32BM, (Q)			±0.05 at 100kHz				10-3
	VFC32SM, (Q)			±0.2 at 500kHz				10-3
Military	VFC32/MIL Series	See Military Products, section 12.						
Low Cost Complete	VFC42BP	0 to 10	0 to +10	±0.01	±100	Ind	DIP	10-11
	VFC42SM	0 to 10	0 to +10	±0.01	±100	MIL	DIP	10-11
	VFC52BP	0 to 100	0 to +10	±0.05	±150	Ind	DIP	10-11
	VFC52SM	0 to 100	0 to +10	±0.05	±150	MIL	DIP	10-11
Precision Monolithic	VFC62BG	User-selected, 1MHz max	User-selected	±0.005 at 10kHz	±50	Ind	DIP	10-17
	VFC62BM			±0.005 at 10kHz	±50	Ind	TO-100	10-17
	VFC62SM			±0.005 at 10kHz	±50	MIL	TO-100	10-17
	VFC62CG			±0.002 at 10kHz	±20	Ind	DIP	10-17
	VFC62CM	±0.002 at 10kHz	±20	Ind	TO-100	10-17		
	VFC320BG	User-selected, 1MHz max	User-selected	±0.005 at 10kHz	±50	Ind	DIP	10-40
	VFC320BM			±0.005 at 10kHz	±50	Ind	TO-100	10-40
	VFC320SM			±0.005 at 10kHz	±50	MIL	TO-100	10-40
VFC320CG	±0.002 at 10kHz			±20	Ind	DIP	10-40	
VFC320CM	±0.002 at 10kHz	±20	Ind	TO-100	10-40			
Synchronized Monolithic	VFC100AG	Clock Programmed, 2MHz max	0 to +10	0.025 at 100kHz	±100	Ind	DIP	10-25
	VFC100BG		0 to +10	0.1 at 1MHz	±50	Ind	DIP	10-25
	VFC100SG		0 to +10	0.025 at 100kHz	±100	MIL	DIP	10-25

NOTES: (1) "(Q)" indicates product also available with screening for increased reliability. See High Reliability Screening, section 12. (2) Com = 0 to +70°C; Ind = -25°C to +85°C; MIL = -55°C to +125°C.



# VFC32

For a /883B version of this product, see VFC32/883B in the Military Products section.

## Voltage-to-Frequency and Frequency-to-Voltage CONVERTER

### FEATURES

- RELIABLE MONOLITHIC CONSTRUCTION
- HIGH LINEARITY
  - ±0.01% max at 10kHz FS
  - ±0.05% max at 100kHz FS
- V/F OR F/V CONVERSION
- 6-DECADE DYNAMIC RANGE
- VOLTAGE OR CURRENT INPUT
- OUTPUT DTL/TTL/CMOS COMPATIBLE

### APPLICATIONS

- INEXPENSIVE A/D AND D/A CONVERTER
- DIGITAL PANEL METERS
- TWO-WIRE DIGITAL TRANSMISSION WITH NOISE IMMUNITY
- FM MOD/DEMODOF TRANSDUCER SIGNALS
- PRECISION LONG TERM INTEGRATOR
- HIGH RESOLUTION OPTICAL LINK
- AC LINE FREQUENCY MONITOR
- MOTOR SPEED MONITOR AND CONTROL


### DESCRIPTION

The VFC32 monolithic voltage-to-frequency and frequency-to-voltage converter provides a simple low cost method of converting analog signals into digital pulses. The digital output is an open collector and the digital pulse train repetition rate is proportional to the amplitude of the analog input voltage. Output pulses are compatible with DTL, TTL, and CMOS logic families.

The converter requires two external resistors and two external capacitors to operate. Full scale frequency and input voltage are determined by one resistor (in

series with -IN) and two capacitors (one-shot timing and input amplifier integration). High linearity is achieved with relatively few external components, e.g., ±0.01% at 10kHz. The other resistor is a non-critical open collector pull-up ( $f_{OUT}$  to  $+V_{CC}$ ).

The VFC32 is available in three models and two package configurations. The TO-100 versions are hermetically sealed, and specified for the -25°C to +85°C and -55°C to +125°C ranges, and the epoxy dual-in-line unit is specified from 0°C to +70°C.



# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$  and  $\pm 15\text{VDC}$  power supply unless otherwise noted.

CHARACTERISTICS	CONDITIONS	VFC32KP			VFC32BM			VFC32SM			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT (V/F CONVERTER)</b> $F_{OUT} = V_{IN} / 7.5 R_1 C_1$ , Figure 6											
Voltage Range <sup>(1)</sup> Positive Input		> 0		+0.25mA x $R_1$	*		*	*	*	*	V
Negative Input		> 0		-10	*		*	*	*	*	V
Current Range <sup>(1)</sup>		> 0		+0.25	*		*	*	*	*	mA
Bias Current											
Inverting Input			20	100	*		*	*	*	*	nA
Noninverting Input			100	250	*		*	*	*	*	nA
Offset Voltage <sup>(2)</sup>			1	4	*		*	*	*	*	mV
Differential Impedance		300    10	650    10		*		*	*	*	*	k $\Omega$    pF
Common-mode Impedance		300    3	500    3		*		*	*	*	*	M $\Omega$    pF
<b>INPUT (F/V CONVERTER)</b> $V_{OUT} = 7.5 R_1 C_1 F_{IN}$ , Figure 9											
Impedance		50    10	150    10		*		*	*	*	*	k $\Omega$    pF
Logic "1"			+1.0		*		*	*	*	*	V
Logic "0"			-0.05		*		*	*	*	*	V
Pulse-width Range		0.1		150k/ $F_{MAX}$	*		*	*	*	*	$\mu\text{sec}$
<b>ACCURACY</b>											
Linearity Error <sup>(3)</sup>	0.01Hz $\leq$ oper freq $\leq$ 10kHz		$\pm 0.005$	$\pm 0.010$ <sup>(4)</sup>	*		*	*	*	*	% of FSR <sup>(5)</sup>
	0.1Hz $\leq$ oper freq $\leq$ 100kHz		$\pm 0.025$	$\pm 0.05$	*		*	*	*	*	% of FSR
	0.5Hz $\leq$ oper freq $\leq$ 500kHz		$\pm 0.05$		*		*	*	*	*	% of FSR
Offset Error Input Offset Voltage <sup>(2)</sup>			1	4	*		*	*	*	*	mV
Offset Drift <sup>(6)</sup>			$\pm 3$		*		*	*	*	*	ppm of FSR/ $^\circ\text{C}$
Gain Error <sup>(2)</sup>			5		*		*	*	*	*	% of FSR
Gain Drift <sup>(6)</sup>	f = 10kHz		$\pm 75$		$\pm 50$		$\pm 100$		$\pm 70$	$\pm 150$	ppm/ $^\circ\text{C}$
Full Scale Drift (offset drift & gain drift) <sup>(6)(7)</sup>	f = 10kHz		$\pm 75$		$\pm 50$		$\pm 100$		$\pm 70$	$\pm 150$	ppm of FSR/ $^\circ\text{C}$
Power Supply Sensitivity	f = DC, $\pm V_{CC} = 12\text{VDC}$ to 18VDC			$\pm 0.015$			*		*	*	% of FSR/%
<b>OUTPUT (V/F CONVERTER) (open collector output)</b>											
Voltage, Logic "0"	$I_{SINK} = 8\text{mA}$	0	0.2	0.4	*		*	*	*	*	V
Leakage Current, Logic "1"	$V_O = 15\text{V}$		0.01	1.0	*		*	*	*	*	$\mu\text{A}$
Voltage, Logic "1"	External pull-up resistor required (see Figure 4)			$V_{PU}$	*		*	*	*	*	V
Pulse Width	For Best Linearity		0.25/ $F_{MAX}$		*		*	*	*	*	sec
Fall Time	$I_{OUT} = 5\text{mA}$ , $C_{LOAD} = 500\text{pF}$			400	*		*	*	*	*	nsec
<b>OUTPUT (F/V CONVERTER) <math>V_{OUT}</math></b>											
Voltage	$I_O \leq 7\text{mA}$	0 to +10			*		*	*	*	*	V
Current	$V_O \leq 7\text{VDC}$	+10			*		*	*	*	*	mA
Impedance	Closed loop			1	*		*	*	*	*	$\Omega$
Capacitive Load	Without oscillation			100	*		*	*	*	*	pF
<b>DYNAMIC RESPONSE</b>											
Full Scale Frequency		6		500 <sup>(8)</sup>	*		*	*	*	*	kHz
Dynamic Range					*		*	*	*	*	decades
Settling Time	(V/F) to specified linearity for a full scale input step < 50% overload		<sup>(9)</sup>	<sup>(9)</sup>	*		*	*	*	*	
Overload Recovery			<sup>(9)</sup>	<sup>(9)</sup>	*		*	*	*	*	
<b>POWER SUPPLY</b>											
Rated Voltage		$\pm 11$	$\pm 15$	$\pm 20$					*	*	V
Voltage Range				$\pm 6.0$					*	*	V
Quiescent Current			$\pm 5.5$		*		*	*	*	*	mA
<b>TEMPERATURE RANGE</b>											
Specification		0		+70	-25		+85	-55		+125	$^\circ\text{C}$
Operating		-25		+85	-55		+125	-55		+125	$^\circ\text{C}$
Storage		-25		+85	-65		+150	-65		+150	$^\circ\text{C}$

<sup>8</sup>Specification the same as VFC32KP

**NOTES:**

1. A 25% duty cycle (0.25mA input current) is recommended where possible to achieve best linearity.
2. Adjustable to zero. See Offset and Gain Adjustment section.
3. Linearity error is specified at any operating frequency from the straight line intersecting 90% of full scale frequency and 0.1% of full scale frequency. See Discussion of Specifications section.  
Above 200kHz, it is recommended all grades be operated below +85°C.
4.  $\pm 0.015\%$  of FSR for negative inputs shown in Figure 7. Positive inputs are shown in Figure 6.
5. FSR = Full Scale Range (corresponds to full scale frequency and full scale input voltage).
6. Exclusive of external components' drift.
7. Positive drift is defined to be increasing frequency with increasing temperature.
8. For operation above 200kHz up to 500kHz, see Discussion of Specifications and Installation and Operation sections.
9. One pulse of new frequency plus  $1\mu\text{sec}$ .

**ABSOLUTE MAXIMUM RATINGS**

Supply Voltages	$\pm 22$
Output Sink Current ( $F_{out}$ )	50mA
Output Current ( $V_{out}$ )	+20mA
Input Voltage, -Input	$\pm$ Supply
Input Voltage, +Input	$\pm$ Supply
Comparator Input	$\pm$ Supply
Storage Temperature Range	
VFC32BM, SM	-65°C to +150°C
VFC32KP	-25°C to +85°C

**MECHANICAL**

**VFC32BM, VFC32SM  
TO-100 PACKAGE**

**NOTE:**  
Leads in true position within  $0.10^\circ$  (0.25mm) R at MMC at seating plane.  
Pin numbers shown for reference only. Numbers may not be marked on package.



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.185	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.230 BASIC		5.84 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	--	12.70	--
L	.120	.160	3.05	4.06
M	.36° BASIC		36° BASIC	
N	.110	.120	2.79	3.05

**VFC32KP  
EPOXY DUAL-IN-LINE**

**NOTE:**  
Leads in true position within  $0.10^\circ$  (0.25mm) R at MMC at seating plane.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.660	.785	16.76	19.94
B	.220	.280	5.59	7.11
C	--	.200	--	5.08
D	.015	.023	0.38	0.58
F	.030	.070	0.76	1.78
G	.100 BASIC		2.54 BASIC	
H	.030	.095	0.76	2.41
J	.008	.015	0.20	0.38
K	.100	--	2.54	--
L	.300 BASIC		7.62 BASIC	
M	--	15°	--	15°
N	.020	.050	0.51	1.27

**PIN CONFIGURATIONS**



# DISCUSSION OF SPECIFICATIONS

## LINEARITY

Linearity is the maximum deviation of the actual transfer function from a straight line drawn between the end points (90% of full scale input or frequency and 0.1% of full scale called zero). Linearity is the true measure of voltage-to-frequency converter's performance, and is a function of the full scale frequency. Refer to Figure 1 to determine typical linearity error for your application. For a given full scale frequency, the linearity error decreases with decreasing operating frequency as shown in Figure 2. Also, best linearity is achieved at lower gains ( $\Delta F_{OUT}/\Delta V_{IN}$ ) with operation as close to the chosen full scale frequency as possible.

The high linearity of the VFC32 makes the device an excellent choice for use as the front end of A/D converters with 8- to 12-bit resolution, and for highly accurate transfer of analog data over long lines in noisy environments (2-wire serial data transmission).




FIGURE 1. Linearity Error vs Full Scale Frequency. (25% Duty Cycle)




FIGURE 2. Linearity Error vs Operating Frequency. (25% Duty Cycle)

## FREQUENCY STABILITY vs TEMPERATURE

The full scale frequency drift of the VFC32 versus temperature is expressed as parts per million of full scale

range per °C. As shown in Figure 3, the drift increases above 100kHz, and this should be taken into account for specific applications. To determine the total accuracy drift over temperature, the drift coefficients of external components (especially  $R_1$  and  $C_1$ ) must be added to the drift of the VFC32. Above 200kHz, it is recommended all grades be operated below +85°C. Higher duty cycle (up to 50%) and higher output transistor collector current (up to 15mA) will be required. Linearity will, however, be degraded.




FIGURE 3. Full Scale Drift vs Full Scale Frequency. (25% Duty Cycle)

## RESPONSE

Response of the VFC32 to changes in input signal level is specified for a full scale step, and is 1 microsecond plus 1 pulse of the new frequency. For a 10 volt input signal step with the VFC32 operating at 100kHz full scale, the settling time to within  $\pm 0.01\%$  of full scale is 11 microseconds.

## THEORY OF OPERATION

The VFC32 monolithic voltage-to-frequency converter provides a digital pulse train output whose repetition rate is directly proportional to the analog input voltage in Figure 4.

Essentially, the input amplifier acts as an integrator that produces a 2-part ramp. The first part is a function of the input voltage, and the second part dependent on the current sink. When a positive input voltage is applied at  $V_{IN}$ , a constant current will flow through the input resistor, causing the voltage at  $f_{IN}$  to ramp down toward zero, according to  $dV/dt = V_{IN}/R_1C_1$ . During this time, the constant current sink is disabled by the switch. Note, this period is only dependent on  $V_{IN}$  and integrating components. When the ramp reaches a voltage close to zero, the comparator will cause the one-shot to fire. The one-shot period is determined by an internal 7.5V reference and  $C_1$ . The  $f_{OUT}$  signal will then change logic states, going from a "0" to a "1", and the switch will close, enabling the constant current sink. The ramp voltage will then change direction and begin to ramp up. Since  $V_{IN}/R_1$  is always set up to be less than 1mA, the current in the integrating capacitor will flow toward the summing junction, and the ramp voltage rate of change will be;





current of 0.25mA. However, for frequencies above 200kHz a higher duty cycle (up to 50%) will provide more stable high temperature operation at a sacrifice in linearity.

In general, designs with the VFC32 include: (1) Choosing  $F_{MAX}$ , (2) Choosing the duty cycle ( $D=0.25$  typically), (3) Determining the one-shot PW, and (4) Calculating  $C_1$ ,  $C_2$ ,  $R_1$ ,  $R_2$ , and  $R_3$ .

## INSTALLATION AND OPERATING INSTRUCTIONS

The VFC32 can be connected to operate as a V/F converter that will accept either positive or negative input voltages, or an input current. Refer to Figures 6 and 7.




FIGURE 6. Connection Diagram for V/F Conversion, Positive Input Voltages.




FIGURE 7. Connection Diagram for V/F Conversion, Negative Input Voltages.

Differential inputs are also possible (in Figure 7 lift ground on  $R_3$  and drive  $R_3$  and pin 14 differentially). Note, no CMR will be present.

The full scale frequency and full scale input voltage (current) are established by the selection of values for  $R_1$ ,  $C_2$ , and  $C_1$ . Most applications will require a gain

adjustment pot ( $R_3$ ), but the offset adjust network ( $R_4$ ,  $R_5$ ) can be omitted if input offset voltages of 1mV to 4mV can be tolerated.  $R_2$  is an output pull up resistor and its value depends on the pull up voltage and output drive requirements.

### EXTERNAL COMPONENT SELECTION CRITERIA

**One-shot Capacitor,  $C_1$ .** This capacitor determines the duration of the output pulse, and is a function of the full scale frequency, according to this equation:

$$C_1(\text{pF}) = 33 \times 10^6 / f_{MAX} - 30$$

Above 425kHz use 47pF

Select the closest standard value to the capacitance given by the equation. The initial tolerance of this capacitor is not critical since  $R_3$  will be adjusted to remove initial gain errors. The temperature drift is critical, since it will add directly to the errors in the transfer function. An NPO ceramic type is recommended. Every effort should be made to minimize the parasitic capacitance at this connection to the VFC32 and  $C_1$  should be mounted as close as possible. Figure 8 shows pulse width and FS frequency for various values of  $C_1$ .




FIGURE 8. Output Pulse Width ( $D = 0.25$ ) and Full Scale Frequency vs External One-shot Capacitance.

**Input Resistor  $R_1$  and  $R_3$ .**  $R_1$  and  $R_3$  determine the magnitude of the current which charges the integrator capacitor. It is a function of the full scale input voltage, according to this equation for 25% duty cycle.

$R_1$  (k $\Omega$ )  $[90\% - \% \text{ tolerance } C_1] \times V_{IN \text{ max}} / 0.25\text{mA}$   
 $R_1$  is scaled down by  $[1 - (\text{initial } C_1 \text{ tolerance} + 0.1)]$  to allow the addition of a series gain adjusting pot,  $R_3$ .

$$R_3 \text{ (k}\Omega\text{)} = V_{IN \text{ max}} / 0.25\text{mA} - R_1$$

$R_1$  should have a very low temperature coefficient since this drift adds directly to the errors in the transfer function. If the input signal is a current rather than a voltage,  $R_1$  and  $R_3$  should be replaced with a short circuit, and the full scale input current should be 0.25mA (25% duty cycle). Removal of gain error then requires adjustment of  $C_1$ .

**Integrating Capacitor C2.** C2 is a function of the full scale frequency, according to this equation:

$$C_2(\mu\text{F}) = 10^2 / f_{\text{MAX}} \text{ below } 100\text{kHz} \\ 0.001\mu\text{F} \text{ min above } 100\text{kHz}$$

Select the closest standard value to the capacitance given by the equation. The initial tolerance and temperature stability are not critical since these errors do not affect the transfer function. Since the leakage current of the capacitor introduces a gain error, select a capacitor with leakage that is small compared to the full scale input current e.g., 0.25mA. A mylar type is recommended.

**Output Pull Up Resistor R2.** The open collector output can sink up to 8mA and still be TTL-compatible. Select R2 according to this equation:

$$R_2 \text{ min } (\Omega) = V_{\text{PULLUP}} / (8\text{mA} - I_{\text{LOAD}})$$

A 10% carbon composition resistor is suitable for use as R2.

Operation above 200kHz up to 500kHz requires higher duty cycles up to 50% ( $I_{\text{IN}} = 0.5\text{mA}$ ) and a pull-up resistor that permits 15mA to flow in the output transistor. At this speed, capacitive loading should be minimized to 100pF or less to allow the output voltage time to rise to logic one. Due to the large collector current, the logic zero may rise above +0.4V. This may require an interface circuit such as diode clamp or voltage comparator for coupling to TTL inputs. Note, that linearity will degrade. Also, it is recommended to stay below +85°C at high frequencies.

## FREQUENCY-TO-VOLTAGE CONVERSION

To operate the VFC32 as a frequency-to-voltage converter, connect the unit as shown in Figure 9. To interface with TTL-logic, the input should be coupled through a capacitor, and the input to pin 10 biased near +2.5V. The converter will detect the falling edges of the input pulse train as the voltage at pin 10 crosses -0.6V. Choose C3 for appropriate value of t (see Figure 9). For input signals with amplitudes less than 5V, pin 10 should be biased closer to zero, to insure that the input signal at pin 10 crosses the -0.6V threshold. Errors are nulled following the procedure given on this page, using 0.001X full scale frequency to null offset, and full scale frequency to null the gain error. Use equations from V/F calculations to find R1, R3, R4, R5, C1 and C2.

## POWER SUPPLY CONSIDERATIONS

The power supply rejection ratio of the VFC32 is 0.015% of FSR/% max. To maintain  $\pm 0.015\%$  conversion, power supplies which are stable to within  $\pm 1\%$  are recommended. These supplies should be bypassed as close as possible to the converter with 0.01μF capacitors.

Current in the  $f_{\text{OUT}}$  pin (logic sink current) flows in the common connection (pin 11 of DIP package). It is advisable to separate this common lead ground from the analog ground associated with the integrator input to avoid errors produced by logic current flowing through any ground return impedance.

## Trimming Components R3, R4, R5.

R5 nulls the offset voltage of the input amplifier. It should have a series resistance between 10kΩ and 100kΩ and a temperature coefficient less than 100ppm/°C. R4 can be a 20% carbon composition resistor with a value of 10MΩ.

R3 nulls the gain errors of the converter and compensates for initial tolerances of R1 and C1. Its total resistance should be at least 20% of R1, if R1 is selected 10% low (see R1 equation). Its temperature coefficient should be no greater than five times that of R1, to maintain a low drift of the R3 - R1 series combination.

## OFFSET AND GAIN ADJUSTMENT PROCEDURES

To null errors to zero, follow this procedure:

1. Apply an input voltage that should produce an output frequency of 0.001 X full scale.
2. Adjust R5 for proper output.
3. Apply the full scale input voltage.
4. Adjust R3 for proper output.
5. Repeat steps 1 through 4.

If nulling is unnecessary for the application, delete R4 and R5, and replace R3 with a short circuit.




FIGURE 9. Connection Diagram for F/V Conversion.

## DESIGN EXAMPLE

Given a full scale input of +10V, select the values of R1, R2, R3, C1, and C2 for a 25% duty cycle at 100kHz maximum operation into one TTL load. See Figure 6.

### Selecting C1

$$C_1 = 33 \times 10^6 / f_{\text{MAX}} - 30 \\ = 33 \times 10^6 / 100\text{kHz} - 30 \\ = 300\text{pF}$$

Choose a 300pF NPO ceramic capacitor with  $\pm 1\%$  tolerance.

### Selecting R1 and R3 (for D=0.25; for D=0.5 use 0.5mA)

$$R_1 = [90\% - \% \text{ tolerance of } C_1] \times V_{\text{IN max}} / 0.25\text{mA} \\ = [0.9 - 0.1] \times 10\text{V} / 0.25\text{mA} \\ = 32\text{k}\Omega$$

Choose a 32.4kΩ metal film resistor with ±1% tolerance.

$$R_3 = 10V / 0.25mA - R_1 = 8k\Omega$$

Choose a 10kΩ cermet potentiometer

**Selecting C<sub>2</sub>**

$$C_2 = 10^2 / F_{MAX} = 10^2 / 100kHz = 0.001\mu F$$

Choose a 0.001μF Mylar capacitor with ±5% tolerance.

**Selecting R<sub>2</sub>**

$$R_2 = V_{PULLUP} / (8mA - i_{LOAD}) = 5V / (8mA - 1.6mA) = 781\Omega$$

Choose a 750Ω 1/4-watt carbon composition resistor with ±5% tolerance.

**TYPICAL APPLICATIONS**

Excellent linearity, wide dynamic range, and compatible TTL, DTL, and CMOS digital output make the VFC32 ideal for a variety of VFC applications. High accuracy

allows the VFC32 to be used where absolute or exact readings must be made. It is also suitable for systems requiring high resolution up to 12-bits.

Figures 10 - 14 show typical applications of the VFC32.




FIGURE 10. Inexpensive A/D with Serial Transmission of Digital Data.




FIGURE 11. Inexpensive Digital Panel Meter.




FIGURE 12. Remote Transducer Readout via Fiber Optic Link (analog and digital output).




FIGURE 13. Bipolar input is accomplished by offsetting the input to the VFC with a reference voltage. Accurately matched resistors in the REF101 provide a stable half-scale output frequency at zero volts input.




FIGURE 14. Absolute value circuit with the VFC32. Op amp, D<sub>1</sub> and Q<sub>1</sub> (its base-emitter junction functioning as a diode) provide full-wave rectification of bipolar input voltages. VFC output frequency is proportional to |e<sub>1</sub>|. The sign bit output provides indication of the input polarity.



**VFC42**  
**VFC52**

## **VOLTAGE-TO-FREQUENCY AND FREQUENCY-TO-VOLTAGE CONVERTER**

### **FEATURES**

- **V/F OR F/V CONVERSION**
- **TWO FREQUENCY RANGES**  
10kHz (VFC42)  
100kHz (VFC52)
- **LOW NONLINEARITY**  
 $\pm 0.01\%$  max (VFC42)  
 $\pm 0.05\%$  max (VFC52)
- **MINIMAL EXTERNAL COMPONENTS REQUIRED**  
Add only one external resistor for V/F operation
- **6 DECADE DYNAMIC RANGE**
- **OUTPUT DTL/TTL/CMOS COMPATIBLE**

### **DESCRIPTION**

VFC42 and VFC52 are hybrid microcircuits which can be connected as voltage-to-frequency or frequency-to-voltage converters. They provide a simple, low cost method of converting analog signals into an equivalent digital form. The digital output is an open collector which can be made compatible with DTL, TTL, or CMOS logic. The output is a train of constant-amplitude, constant-width pulses whose repetition rate is proportional to the amplitude of the analog input voltage. In the frequency-to-voltage mode the pulses become the input and the proportional DC voltage, the output.

Both models are offered in epoxy ( $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ) and hermetic metal ( $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  and  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ) 14-pin DIP packages.

## THEORY OF OPERATION

VFC42 and VFC52 hybrid voltage-to-frequency converters provide a digital pulse train output whose repetition rate is directly proportional to the analog input voltage. To understand the circuit's operation see Figure 1.

The input amplifier is connected in an integrator configuration. When a positive input voltage is applied at  $V_{IN}$ , a constant current flows through the input resistor causing voltage at  $f_{IN}$  to ramp down toward zero, according to  $dV/dt = V_{IN}/R_1C_2$ . During this time the constant current sink is disabled by the switch. When the ramp reaches zero volts, the comparator causes the one-shot to fire. The  $f_{out}$  signal then changes states, going from logic 0 to logic 1 and the switch closes, enabling the constant current sink. Ramp voltage then changes direction and begins to ramp up. Since  $V_{IN}/R_1$  is always set to be less than  $1mA$ , current in the integrating capacitor flows toward the summing junction and ramp voltage

range of change will be

$$\frac{dV}{dt} = \frac{\left(\frac{V_{in}}{R_1}\right) - 1mA}{C_2}$$

Before the ramp voltage can saturate the input amplifier, the one-shot resets, disabling the current sink, changing the output state back to logic 0 and restarting the cycle.

To operate VFC42 and VFC52 as highly linear frequency-to-voltage converters, open the connection between  $V_{OUT}$  and  $F_{IN}$  and connect  $V_{IN}$  to  $V_{OUT}$ . The input frequency should be coupled through a capacitor to  $f_{IN}$ . A positive output voltage proportional to  $f_{IN}$  will be generated at the  $V_{OUT}$  connection. An external capacitor connected between pins 13 and 14 (paralleling  $C_2$ ) should be added to reduce output ripple. Refer to Operating Instructions for detailed information on F/V operation.




FIGURE 1. Functional Block Diagram.

## DISCUSSION OF SPECIFICATIONS

### LINEARITY

Linearity, the maximum deviation of the actual transfer function from a straight line drawn between the end points (full scale input and zero input), is the true measure of a FVC's performance and is a function of full scale frequency. The high linearity of VFC42 and VFC52 makes these devices an excellent choice for use in A/D converters with 10 (0.05%) and 12 bit (0.012%) accuracy and for highly accurate analog data transfer over long lines in noisy environments.

### FREQUENCY STABILITY VS TEMPERATURE

Frequency stability vs temperature is expressed as parts per million of full scale range per °C. Since frequency

drift is a function of the specified temperature range, the "SM" models will meet the lower drift specifications of the "BM" models over the narrower -25°C to +85°C temperature range. Error sources do not drift linearly over temperature, consequently the units drift much less at higher temperatures.

### RESPONSE TIME

Response time of VFC42 and VFC52 to input signal level changes is specified for a full scale step and is  $1\mu\text{sec}$  plus 1 period of the new frequency. Typical settling time to within rated linearity for a positive input voltage step of +10V is  $101\mu\text{sec}$  for VFC42 and  $11\mu\text{sec}$  for VFC52.

# SPECIFICATIONS

## ELECTRICAL

Specifications at  $T_A = +25^\circ\text{C}$ , and  $\pm 15\text{VDC}$  power supplies unless otherwise noted.


MODEL	VFC42			VFC52			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
Full Scale Frequency		10			100		kHz
<b>INPUT</b>							
Analog Input (V/F)							
Voltage Range	0		10	0		+10	V
Current Range	0		+0.25	0		+0.25	mA
Input Bias Current (pin 14) Inverting Input		6	8		6	8	nA
Input Offset Voltage (trimmable to zero)		100	200		100	200	$\mu\text{V}$
Input Impedance (pin 1)	32	40	48	32	40	48	k $\Omega$
Frequency Input (F/V) (pin 10)							
Logic Levels: Logic "0"	$-V_{CC}$		-0.6	$-V_{CC}$		-0.6	V
Logic "1"	+1.0		+V <sub>CC</sub>	+1.0		+V <sub>CC</sub>	V
Pulse Width Range (t <sub>r</sub> , Fig. 6)	0.1		15	0.1		1.5	$\mu\text{sec}$
Impedance	1    10	1.2    10		1    10	1.2    10		M $\Omega$    pF
<b>TRANSFER CHARACTERISTICS</b>							
Transfer Functions		$f_{OUT} = V_{IN} (1.00 \times 10^5)$ $V_{OUT} = f_{IN} (10 \times 10^{-4})$		$f_{OUT} = V_{IN} (1.00 \times 10^4)$ $V_{OUT} = f_{IN} (10 \times 10^{-5})$			Hz VDC
Accuracy							
Full Scale Gain (adjustable to zero)		0.1	0.2	0.1	0.2		%
Linearity Error: 0.01Hz $\leq F \leq 10\text{kHz}$		0.005	0.01				% of FSR <sup>(1)</sup>
0.1Hz $\leq F \leq 100\text{kHz}$				0.025	0.05		% of FSR
Offset Error (pin 1)		0.001	0.002	0.001	0.002		% of FSR
Power Supply Sensitivity <sup>(2)</sup>			0.015		0.015		% of FSR/%
Temperature Stability							
Analog Input							
Full Scale Drift (gain and offset)							
Grade: BP (hot/cold) <sup>(3)</sup>		$\pm 15/\pm 50$	$\pm 30/\pm 100$	$\pm 20/\pm 50$	$\pm 30/\pm 150$		ppm/ $^\circ\text{C}$
BM		$\pm 15/\pm 50$	$\pm 30/\pm 100$	$\pm 20/\pm 50$	$\pm 30/\pm 150$		ppm/ $^\circ\text{C}$
SM		$\pm 30/\pm 60$	$\pm 50/\pm 100$	$\pm 30/\pm 60$	$\pm 50/\pm 150$		ppm/ $^\circ\text{C}$
Offset Drift							
Grade: BP		$\pm 1$	$\pm 3$	$\pm 1$	$\pm 3$		ppm of FSR/ $^\circ\text{C}$
BM		$\pm 1$	$\pm 3$	$\pm 1$	$\pm 3$		ppm of FSR/ $^\circ\text{C}$
SM		$\pm 1$	$\pm 3$	$\pm 1$	$\pm 3$		ppm of FSR/ $^\circ\text{C}$
Frequency Input							
Full Scale Drift (gain and offset)							
Grade: BP (hot/cold) <sup>(3)</sup>		$\pm 15/\pm 50$	$\pm 30/\pm 100$	$\pm 20/\pm 50$	$\pm 30/\pm 150$		ppm/ $^\circ\text{C}$
BM		$\pm 15/\pm 50$	$\pm 30/\pm 100$	$\pm 20/\pm 50$	$\pm 30/\pm 150$		ppm/ $^\circ\text{C}$
SM		$\pm 30/\pm 60$	$\pm 50/\pm 100$	$\pm 30/\pm 60$	$\pm 50/\pm 150$		ppm/ $^\circ\text{C}$
Dynamic Response							
Settling Time to within linearity specification for full scale input step		1 period of new frequency + 1 $\mu\text{sec}$		1 period of new frequency + 1 $\mu\text{sec}$			
Overload Recovery Time		1 period of new frequency + 1 $\mu\text{sec}$		1 period of new frequency + 1 $\mu\text{sec}$			
<b>OUTPUT</b>							
Voltage Output							
Voltage Range ( $I_o \leq 5\text{mA}$ )	0 to +10			0 to +10			V
Output Current ( $V_o \leq 7\text{V}$ )	+10			+10			mA
Output Impedance (closed loop)			1			1	$\Omega$
Capacitive Load			100			100	pF
Frequency Output (open collector)							
Pulse Characteristics: Logic "1"			+V <sub>PULL-UP</sub>			+V <sub>PULL-UP</sub>	V
Logic "0" (at $I_o \leq -8\text{mA}$ )	0		+0.4	0		+0.4	V
Pulse Width	20	25		2.0	2.5		$\mu\text{sec}$
Output Sink Current (Logic "0", $\leq 0.4\text{V}$ )			8			8	mA
Output Leakage Current (Logic "1")			1			1	$\mu\text{A}$
Fall Time ( $I_{OUT} = -5\text{mA}$ , $C_{LOAD} = 500\text{pF}$ )			400			400	nsec
<b>POWER SUPPLY REQUIREMENTS</b>							
Rated Supplies		$\pm 15$		$\pm 15$			V
Supply Range	$\pm 9$		$\pm 20$	$\pm 9$		$\pm 20$	V
Supply Drain (independent of operating frequency)		$\pm 6.5$	$\pm 7.5$		$\pm 6.5$	$\pm 7.5$	mA
<b>TEMPERATURE RANGE</b>							
Specification: BP, BM		-25	+85	-25		+85	$^\circ\text{C}$
SM		-55	+125	-55		+125	$^\circ\text{C}$
Operating: BM, SM		-55	+125	-55		+125	$^\circ\text{C}$
BP		-55	+100	-55		+100	$^\circ\text{C}$
Storage: BM, SM		-55	+125	-55		+125	$^\circ\text{C}$
BP		-25	+85	-25		+85	$^\circ\text{C}$

NOTES: (1) % of FSR = % of Full Scale Range. (2) Rated at full scale input and  $\pm 15\text{V}$  supplies. (3) Hot =  $+20^\circ\text{C}$  to highest rated temperature; cold = lowest rated temperature to  $+20^\circ\text{C}$ .

## ABSOLUTE MAXIMUM RATINGS

Supply Voltages	±22V
Output Sink Current ( $F_{output}$ )	50mA
Output Current ( $V_{output}$ )	+20mA
Input Voltage, Pin 14	±Supply
Input Voltage, Pin 1	±Supply
Storage Temperature Range	-55°C to +125°C
Grade: BM, SM	-25°C to +85°C
BP	-25°C to +85°C


## MECHANICAL





Tolerance (inches): .xxx ±0.005; .xx ±0.02

Connector: 14-pin DIP (145MC)

Case Material: Base - gold plated kovar, Cap - nickel-plated kovar or steel  
Pin material and plating compositions: Conforms to MIL-STD-883, Method 2003 (solderability) except paragraph 3.2 (aging).  
Hermeticity: Conforms to MIL-STD-883, Method 1014, Condition C, Step 1, Fluorocarbon (gross leak).



## CONNECTION DIAGRAMS





## OPERATING INSTRUCTIONS

VFC42 and VFC52 can be connected for either V/F or F/V operation. Only one external component, the output pull-up resistor, is required for V/F operation. F/V operation requires the pull-up resistor and input biasing components. Gain error is the most significant error in either configuration and may be nulled out with the optional trim circuit ( $R_X$  and  $R_Y$ ). The offset error is laser trimmed at the factory and no external adjustment is required.

**Power Supply Consideration:** Power supplies stable to within  $\pm 1\%$  are recommended to maintain conversion accuracy. Each supply should be bypassed with  $0.01\mu\text{F}$  capacitors located as close to the VFC as possible.

### VOLTAGE-TO-FREQUENCY OPERATION

**Calculating the Value of Pull-Up Resistor,  $R_P$ :** The open collector output can be used to drive DTL, TTL, CMOS or discrete circuits. The maximum collector current allowed for TTL circuits in logic 0 is 8mA.  $R_P$  may be calculated by this equation:

$$R_P \text{ min} = V \text{ pull-up} / (8\text{mA} - i_{\text{LOAD}})$$

A 10% carbon composition resistor is suitable for this purpose. The collector current may be as great as 30mA if a logic 0 voltage of 1.0V is tolerable.

**Gain Adjustment Procedure:** Connect  $R_X$  and  $R_Y$  as shown in Connection Diagram. Apply positive full scale voltage to the input and adjust  $R_X$  until  $10\text{kHz} \pm 1\text{Hz}$  (VFC42) or  $100\text{kHz} \pm 10\text{Hz}$  (VFC52) is obtained at  $f_{\text{OUT}}$ .  $R_X$  and  $R_Y$  should have temperature coefficients of  $< 500\text{ppm}$ . These external components will add less than  $5\text{ppm}/^\circ\text{C}$  to temperature drift.

### FREQUENCY-TO-VOLTAGE OPERATION

**Input Characteristics:** VFC42 and VFC52 can be connected as frequency-to-voltage converters as shown in Connection Diagram.  $f_{\text{IN}}$  should be a positive pulse train with minimum pulse width of  $1.0\mu\text{sec}$  and rise and fall times of  $\leq 300\text{nsec}$ . The input train ( $f_{\text{IN}}$ ) is differential and applied to the input of the comparator (pin 10) (see Figure 2). Threshold voltage of the comparator lies between  $-0.6$  and  $+1.0\text{V}$ . When comparator input is less than  $-0.6\text{V}$  it triggers the one-shot.

**Selecting  $R_A$ ,  $R_B$ , and  $C_A$**  Input components  $R_A$ ,  $R_B$  and  $C_A$  are selected so that the trigger voltage ( $V_T$ ) is more negative than  $-0.6\text{V}$  and transition time ( $t_2$ ) is between

TABLE I. F/V Input Component Selection

Input Type	$V_{\text{INPUT}}$ (V)		$V_{\text{BIAS}}$ (V)	VFC42			VFC52		
	Low	High		$R_A$ (k $\Omega$ )	$R_B$ (k $\Omega$ )	$C_A$ (pF)	$R_A$ (k $\Omega$ )	$R_B$ ( $\Omega$ )	$C_A$ (pF)
TTL	$\leq +0.4$	$\geq +2.8$	+1.1	12	1.0	1000	8.2	680	680
5V CMOS	$\leq +0.5$	$\geq +4.5$	+1.2	18	1.6	2200	9.1	820	680
10V CMOS	$\leq +1.0$	$\geq +9.0$	+1.1	12	1.0	2200	6.2	510	680
15V CMOS	$\leq +1.5$	$\geq +13.5$	+1.1	12	1.0	2200	6.2	510	680

$0.3\mu\text{sec}$  and  $15\mu\text{sec}$  for VFC42 and between  $0.3\mu\text{sec}$  and  $1.5\mu\text{sec}$  for VFC52. Table I give values for input components for several common signal sources. Values for  $R_A$ ,  $R_B$  and  $C_A$  may be selected by the user when input signal characteristics differ from those listed. Conditions described above for trigger voltage and transition time must be observed.

Equations to calculate trigger voltage and transition time are:

$$V_T = V_B + V_{\text{in}} (e^{-t_1/\tau} - 1)$$

$$t_2 = -\tau \ln \left[ \frac{1 - V_B}{V_{\text{in}} (e^{-t_1/\tau} - 1)} \right]$$

$V_B$  = Bias voltage on pin 10

$V_{\text{in}}$  = Input pulse amplitude

$t_1$  = Input pulse width

$\tau$  = Time constant of  $R_A$ ,  $R_B$   $C_A$  as connected

If input pulse amplitude is greater than  $+V_{\text{CC}} - 1\text{V}$ , a voltage larger than  $+V_{\text{CC}}$  will be applied to pin 10. Since this may damage the unit, a diode connected across  $R_A$  with the cathode tied to  $+V_{\text{CC}}$  is required.

**Output Characteristics:** Selecting  $C_B$ : Output ripple voltage amplitude is inversely proportional to the input frequency and to the value of the integrating capacitance,  $C_2 + C_B$ . Conversely, time required for the output to settle is directly proportional to the value of  $C_2 + C_B$  and is least with small values of  $C_2 + C_B$ . There is, therefore, a trade-off between output ripple amplitude and output settling time.

Because ripple amplitude is greatest at lowest input frequency it is at this point where the trade-off will usually be made. Ripple voltage and integrating capacitance value are related in this manner:

$$C_B = \frac{-(25 \times 10^{-6}) t_{\text{sec}}}{\ln \left[ 1 - \frac{V_{\text{Ripple}}}{30\text{V}} \right]} \text{ farads}$$

where  $t$  is equal to  $25\mu\text{sec}$  in the VFC42 and  $2.5\mu\text{sec}$  in the VFC52 and  $C$  is the integrating capacitance.

Calculating output response time versus integrating capacitance is an iterative process and is plotted in Figure 3. These curves are for zero to full scale input frequency transitions. If faster response time with lower ripple voltage is desired, a low-pass filter can be connected in series with the output.

**Gain Adjustment Procedure:** Connect  $R_X$  and  $R_Y$  as shown in Connection Diagram. Apply full scale frequency to the input and adjust  $R_X$  until the full scale voltage is  $+10\text{V} \pm 1\text{mV}$  (discounting ripple).  $R_X$  and  $R_Y$  should have temperature coefficients of  $< 500\text{ppm}$ . These external components will add less than  $5\text{ppm}/^\circ\text{C}$  to temperature drift.




FIGURE 2. F/V Input Waveforms.




FIGURE 3. F/V Mode Output Settling Time vs. Ripple Voltage Amplitude for Full Scale Frequency Change.

## APPLICATION

VFC42 and VFC52 can be used to convert analog data into a digital pulse train for transmission over long lines through high EMI environments. Illustrated in Figure 4 is a V/F, F/V combination that can be used to transmit

analog data of 0 to +10V over a 100Ω shielded, twisted-pair. The voltage ripple amplitude at the output will be 10mV for a 10V output and the settling time for a full scale 0 to +10V change is 60 milliseconds.




FIGURE 4. V/F, F/V Data Transmission Circuit.

## Voltage-to-Frequency and Frequency-to-Voltage CONVERTER

### FEATURES

- **HIGH LINEARITY**, 12 to 14 bits  
 $\pm 0.005\%$  max at 10kHz FS  
 $\pm 0.03\%$  max at 100kHz FS  
 $\pm 0.1\%$  typ at 1MHz FS
- **6-DECADE DYNAMIC RANGE**
- **20ppm/°C max GAIN DRIFT**
- **OUTPUT DTL/TTL/CMOS COMPATIBLE**
- **ACTIVE PULL-UP OUTPUT**

### DESCRIPTION


The VFC62 monolithic voltage-to-frequency and frequency-to-voltage converter provides a simple low cost method of converting analog signals into digital pulses. The digital pulse train repetition rate is proportional to the amplitude of the analog input voltage. In the noise-immune digital form the analog signal may be transmitted long distances without degradation. It may be converted to a binary number with a counter or microprocessor or may be returned

### APPLICATIONS

- **INEXPENSIVE A/D AND D/A CONVERTER**
- **DIGITAL PANEL METERS**
- **2-WIRE DIGITAL TRANSMISSION WITH NOISE IMMUNITY**
- **FM MOD/DEMOD OF TRANSDUCER SIGNALS**
- **PRECISION LONG TERM INTEGRATOR**
- **HIGH RESOLUTION OPTICAL LINK FOR ISOLATION**
- **AC LINE FREQUENCY MONITOR**
- **MOTOR SPEED MONITOR AND CONTROL**

to analog form using a frequency-to-voltage converter.

The digital output is an active pull-up type which provides better load driving capability than the usual open collector outputs. Output pulses are DTL, TTL and CMOS compatible. High accuracy ( $\pm 0.005\%$  max nonlinearity at 10kHz) is achieved with relatively few external components. Only one resistor and two capacitors are required.



# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$  and  $\pm 15\text{VDC}$  power supply unless otherwise noted.

CHARACTERISTICS	CONDITIONS	VFC62BG/BM/SM			VFC62CG/CM			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>V/F CONVERTER</b> $f_{\text{OUT}} = V_{\text{IN}}/7.5 R_1 C_1$ , Figure 4								
<b>INPUT TO OP AMP</b>								
Voltage Range <sup>(1)</sup>	Fig. 4 with $e_2 = 0$ Fig. 4 with $e_1 = 0$	> 0 < 0		Note 2 -10	*	*	*	V
Current Range <sup>(1)</sup>	$I_{\text{IN}} = V_{\text{IN}}/R_{\text{IN}}$	+0.25		+750	*	*	*	$\mu\text{A}$
Bias Current					*	*	*	nA
Inverting Input			4	8	*	*	*	nA
Noninverting Input			10	30	*	*	*	nA
Offset Voltage <sup>(3)</sup>				$\pm 0.15$	*	*	*	mV
Offset Voltage Drift			$\pm 5$		*	*	*	$\mu\text{V}/^\circ\text{C}$
Differential Impedance		300    5	650    5		*	*	*	k $\Omega$    pF
Common-mode Impedance		300    3	500    3		*	*	*	k $\Omega$    pF
<b>ACCURACY</b>								
Linearity Error <sup>(1)(4)(5)</sup>	Fig. 4 with $e_2 = 0$ <sup>(6)</sup> $0.01\text{Hz} \leq f_{\text{OUT}} \leq 10\text{kHz}$ $0.1\text{Hz} \leq f_{\text{OUT}} \leq 100\text{kHz}$ $1\text{Hz} \leq f_{\text{OUT}} \leq 1\text{MHz}$ Input Offset Voltage <sup>(3)</sup>		$\pm 0.004$ $\pm 0.008$ $\pm 0.1$	$\pm 0.005$ $\pm 0.03$ $\pm 15$	$\pm 0.0015$ *	$\pm 0.002$ *	*	% of FSR % of FSR % of FSR
Offset Error			$\pm 0.5$	$\pm 10$	*	*	*	ppm of FSR/ $^\circ\text{C}$
Offset Drift <sup>(7)</sup>			$\pm 5$	50	*	*	*	ppm of FSR/ $^\circ\text{C}$
Gain Error <sup>(3)</sup>	$f = 10\text{kHz}$			50	*	*	*	ppm of FSR/ $^\circ\text{C}$
Gain Drift <sup>(7)</sup>	$f = 10\text{kHz}$			50	*	*	*	ppm of FSR/ $^\circ\text{C}$
Full Scale Drift (offset drift & gain drift <sup>(7)(8)(9)</sup> )					*	*	*	ppm of FSR/ $^\circ\text{C}$
Power Supply Sensitivity	$\pm V_{\text{CC}} = 14\text{VDC}$ to 18VDC			$\pm 0.015$	*	*	*	% of FSR/%
<b>DYNAMIC RESPONSE</b>								
Full Scale Frequency	$C_{\text{LOAD}} \leq 50\text{pF}$		6	1	*	*	*	MHz
Dynamic Range	(V/F) to specified linearity for a full scale input step				*	*	*	decades
Settling Time	< 50% overload		Note 10	Note 10	*	*	*	
Overload Recovery			Note 10	Note 10	*	*	*	
<b>ACTIVE PULL-UP OUTPUT</b>								
Voltage, Logic "0"	$I_{\text{SINK}} = 8\text{mA}$ , max		$V_{\text{PU}} - 2.6$	0.4	*	*	*	V
Voltage, Logic "1"				$V_{\text{PU}}$	*	*	*	V
Duty Cycle at FS	For Best Linearity		25		*	*	*	%
Fall Time	$I_{\text{OUT}} = 5\text{mA}$ , $C_{\text{LOAD}} = 500\text{pF}$		100		*	*	*	nsec
<b>V/I CONVERTER</b> $V_{\text{OUT}} = 7.5 R_1 C_1 F_{\text{IN}}$ , Figure 9								
<b>INPUT TO COMPARATOR</b>								
Impedance		50    10	150    10		*	*	*	k $\Omega$    pF
Logic "1"		+1.0		$+V_{\text{CC}}$	*	*	*	V
Logic "0"		$-V_{\text{CC}}$		-0.05	*	*	*	V
Pulse-width Range		0.25			*	*	*	$\mu\text{sec}$
<b>OUTPUT FROM OP AMP</b>								
Voltage	$I_{\text{O}} = 7\text{mA}$	0 to +10			*	*	*	V
Current	$V_{\text{O}} = 7\text{VDC}$	+10			*	*	*	mA
Impedance	Closed-loop			0.1	*	*	*	$\Omega$
Capacitive Load	Without oscillation			100	*	*	*	pF
<b>POWER SUPPLY</b>								
Rated Voltage			$\pm 15$		*	*	*	V
Voltage Range, $V_{\text{CC}}$		$\pm 13$		$\pm 20$	*	*	*	V
Pull-up Voltage		+3.5		$+V_{\text{CC}}$	*	*	*	V
Quiescent Current	not including load current		$\pm 6$	$\pm 6.7$	*	*	*	mA
<b>TEMPERATURE RANGE</b>								
Specification								$^\circ\text{C}$
B and C Grades				-25 to +85				$^\circ\text{C}$
S Grade				-55 to +125				$^\circ\text{C}$
Operating								$^\circ\text{C}$
B and C Grades				-25 to +85				$^\circ\text{C}$
S Grade				-55 to +125				$^\circ\text{C}$
Storage		-65		+150	-65	+150		$^\circ\text{C}$

\*Specification the same as for VFC62BG/BM/SM.

**NOTES:**

1. A 25% duty cycle at full scale (0.25mA input current) is recommended where possible to achieve best linearity.
2. Determined by  $I_{IN}$  and full scale current range constraints.
3. Adjustable to zero. See Offset and Gain Adjustment section.
4. Linearity error at any operating frequency is defined as the deviation from a straight line drawn between the full scale frequency and 0.1% of full scale frequency. See Discussion of Specifications section.
5. When offset and gain errors are nulled, at an operating temperature, the linearity error determines the final accuracy.
6. For  $e_1 = 0$  typical linearity errors are 0.01% at 10kHz, 0.2% at 100kHz.
7. Exclusive of external components drift.
8. FSR = Full Scale Range (corresponds to full scale frequency and full scale input voltage).
9. Positive drift is defined to be increasing frequency with increasing temperature.
10. One pulse of new frequency plus 50nsec typical.

**ABSOLUTE MAXIMUM RATINGS**

Supply Voltages	±20V
Output Sink Current at $f_{OUT}$	50mA
Output Current at $V_{OUT}$	+20mA
Input Voltage, -Input	± $V_{CC}$
Input Voltage, +Input	± $V_{CC}$
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10 seconds)	+300°C

**MECHANICAL**

**VFC62BM, CM/SM  
TO-100 PACKAGE**

**NOTE:**  
Leads in true position within 0.10" (0.25mm) R at MMC at seating plane.

Pin numbers shown for reference only. Numbers may not be marked on package.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.185	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.230 BASIC		5.84 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	---	12.70	---
L	.120	.160	3.05	4.06
M	36° BASIC		36° BASIC	
N	.110	.120	2.79	3.05



**VFC62BG/CG  
CERAMIC DUAL-IN-LINE**

**NOTE:**  
Leads in true position within 0.10" (0.25mm) R at MMC at seating plane.

Pin numbers shown for reference only. Numbers may not be marked on package.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.670	.710	17.02	18.03
C	.065	.170	1.65	4.32
D	.015	.021	0.38	0.53
F	.045	.060	1.14	1.52
G	.100 BASIC		2.54 BASIC	
H	.025	.070	0.64	1.78
J	.008	.012	0.20	0.30
K	.120	.240	3.05	6.10
L	.300 BASIC		7.62 BASIC	
M	---	10°	---	10°
N	.009	.060	0.23	1.52

**PIN CONFIGURATIONS**



# DISCUSSION OF SPECIFICATIONS

## LINEARITY

Linearity is the maximum deviation of the actual transfer function from a straight line drawn between the end points (100% full scale input or frequency and 0.1% of full scale called zero). Linearity is the most demanding measure of voltage-to-frequency converter performance, and is a function of the full scale frequency. Refer to Figure 1 to determine typical linearity error for your application. Once the full scale frequency is chosen, the linearity is a function of operating frequency as it varies between zero and full scale. Examples for 10kHz full scale are shown in Figure 2. Best linearity is achieved at lower gains ( $\Delta f_{OUT}/\Delta V_{IN}$ ) with operation as close to the chosen full scale frequency as possible.

The high linearity of the VFC62 makes the device an excellent choice for use as the front end of A/D converters with 12- to 14-bit resolution, and for highly accurate transfer of analog data over long lines in noisy environments (2-wire digital transmission).




FIGURE 1. Linearity Error vs Full Scale Frequency.




FIGURE 2. Linearity Error vs Operating Frequency.

## FREQUENCY STABILITY VS TEMPERATURE

The full scale frequency drift of the VFC62 versus temperature is expressed as parts per million of full scale range per °C. As shown in Figure 3, the drift increases above 10kHz. To determine the total accuracy drift over temperature, the drift coefficients of external components

(especially  $R_1$  and  $C_1$ ) must be added to the drift of the VFC62.




FIGURE 3. Full Scale Drift vs Full Scale Frequency.

## RESPONSE

Response of the VFC62 to changes in input signal level is specified for a full scale step, and is 50nsec plus 1 pulse of the new frequency. For a 10V input signal step with the VFC62 operating at 100kHz full scale, the settling time to within  $\pm 0.01\%$  of full scale is 10 $\mu$ sec.

## THEORY OF OPERATION

The VFC62 monolithic voltage-to-frequency converter provides a digital pulse train output whose repetition rate is directly proportional to the analog input voltage. The circuit shown in Figure 4 is composed of an input amplifier, two comparators and a flip-flop (forming a one-shot), two switched current sinks, and an active pull-up output transistor stage. Essentially the input amplifier acts as an integrator that produces a two-part ramp. The first part is a function of the input voltage, and the second part is dependent on the input voltage and current sink. When a positive input voltage is applied at  $V_{IN}$ , a current will flow through the input resistor, causing the voltage at  $V_{OUT}$  to ramp down toward zero, according to  $dV/dt = V_{IN}/R_1C_1$ . During this time the constant current sink is disabled by the switch. Note, this period is only dependent on  $V_{IN}$  and the integrating components.

When the ramp reaches a voltage close to zero, comparator A sets the flip-flop. This closes the current sink switches as well as changing  $f_{OUT}$  from logic 0 to logic 1. The ramp now begins to ramp up, and 1mA charges through  $C_1$  until  $V_{C1} = -7.5V$ . Note this ramp period is dependent on the 1mA current sink, connected to the negative input of the op amp, as well as the input voltage. At this -7.5V threshold comparator B resets the flip-flop, and the ramp voltage begins to ramp down again before the input amplifier has a chance to saturate. In effect the comparators and flip-flop form a one-shot whose period is determined by the internal reference and a 1mA current sink plus the external capacitor,  $C_1$ . After the one-shot resets,  $f_{OUT}$  changes back to logic 0 and the cycle begins again.

The transfer function for the VFC62 is derived as follows




FIGURE 4. Functional Block Diagram of the VFC62.

for the circuit shown in Figure 4. Detailed waveforms are shown in Figure 5.

$$f_{OUT} = \frac{1}{t_1 + t_2} \quad (1)$$

In the time  $t_1 + t_2$ , the integrator capacitor  $C_2$  charges and discharges but the net voltage change is zero.

$$\text{Thus } \Delta Q = 0 = I_{IN} t_1 + (I_{IN} - I_A) t_2 \quad (2)$$

$$\text{So that } I_{IN} (t_1 + t_2) = I_A t_2 \quad (3)$$

$$\text{But since } t_1 + t_2 = \frac{1}{f_{OUT}} \text{ and } I_{IN} = \frac{V_{IN}}{R_1} \quad (4), (5)$$

$$f_{OUT} = \frac{V_{IN}}{I_A R_1 t_2} \quad (6)$$




FIGURE 5. Integrator and VFC Output Timing.

In the time  $t_2$ ,  $I_B$  charges the one-shot capacitor  $C_1$  until its voltage reaches  $-7.5V$  and trips comparator B.

$$\text{Thus } t_2 = \frac{C_1 7.5}{I_B} \quad (7)$$

$$\text{Using (7) in (6) yields } f_{OUT} = \frac{V_{IN}}{7.5 R_1 C_1} \times \frac{I_B}{I_A} \quad (8)$$

Since  $I_A = I_B$  the result is

$$f_{OUT} = \frac{V_{IN}}{7.5 R_1 C_1} \quad (9)$$

Since the integrating capacitor,  $C_2$ , affects both the rising and falling segments of the ramp voltage, its tolerance and temperature coefficient do not affect the output frequency. It should, however, have a leakage current that is small compared to  $I_{IN}$ , since this parameter will add directly to the gain error of the VFC.  $C_1$ , which controls the one-shot period, should be very precise since its tolerance and temperature coefficient add directly to the errors in the transfer function.

The operation of the VFC62 as a highly linear frequency-to-voltage converter, follows the same theory of operation as the voltage-to-frequency converter.  $e_1$  and  $e_2$  are shorted and  $F_{IN}$  is disconnected from  $V_{OUT}$ .  $F_{IN}$  is then driven with a signal which is sufficient to trigger comparator A. The one-shot period will then be determined by  $C_1$  as before, but the cycle repetition frequency will be dictated by the digital input at  $F_{IN}$ .

## DUTY CYCLE

The duty cycle ( $D$ ) of the VFC is the ratio of the one-shot period ( $t_2$ ) or pulse width,  $PW$ , to the total VFC period ( $t_1 + t_2$ ). For the VFC62,  $t_2$  is fixed and  $t_1 + t_2$  varies as the input voltage. Thus the duty cycle is a function of the input voltage. Of particular interest is the duty cycle at full scale frequency,  $D_{FS}$ , which occurs at full scale input.  $D_{FS}$  is a user-determined parameter which affects linearity.

$$D_{FS} = \frac{t_2}{t_1 + t_2} = PW \times f_{FS}$$

Best linearity is achieved when  $D_{FS}$  is 25%. By reducing equations (7) and (9) it can be shown that

$$D_{FS} = \frac{V_{IN} \text{ max} / R_1}{I \text{ mA}} = \frac{I_{IN} \text{ max}}{I \text{ mA}}$$

Thus  $D_{FS} = 0.25$  corresponds to  $I_{IN} \text{ max} = 0.25 \text{ mA}$ .

# INSTALLATION AND OPERATING INSTRUCTIONS

## VOLTAGE-TO-FREQUENCY CONVERSION

The VFC62 can be connected to operate as a V/F converter that will accept either positive or negative input voltages, or an input current. Refer to Figures 6 and 7.




FIGURE 6. Connection Diagram for V/F Conversion, Positive Input Voltages.




FIGURE 7. Connection Diagram for V/F Conversion, Negative Input Voltages.

## EXTERNAL COMPONENT SELECTION

In general the design sequence consists of: (1) choosing  $f_{MAX}$ , (2) choosing the duty cycle at full scale ( $D_{FS} = 0.25$  typically), (3) determining the input resistor,  $R_1$  (Figure 4), (4) calculating the one-shot capacitor,  $C_1$ , and (5) selecting the integrator capacitor  $C_2$ .

## Input Resistors $R_1$ and $R_3$

The input resistance ( $R_1$  and  $R_3$  in Figures 6 and 7) is calculated to set the desired input current at full scale input voltage. This is normally  $0.25\text{mA}$  to provide a 25% duty cycle at full scale input and output. Values other than  $D_{FS} = 0.25$  may be used but linearity will be affected. The nominal value of  $R_1$  is

$$R_1 = \frac{V_{IN \text{ max}}}{0.25\text{mA}} \quad (10)$$

If gain trimming is to be done, the nominal value is reduced by the tolerance of  $C_1$  and the desired trim range.  $R_1$  should have a very-low temperature coefficient since its drift adds directly to the errors in the transfer function.

## One-Shot Capacitor, $C_1$

This capacitor determines the duration of the one-shot pulse. From equation (9) the nominal value is

$$C_{1 \text{ nom}} = \frac{V_{IN}}{7.5 R_1 f_{OUT}} \quad (11)$$

For the usual 25% duty at  $f_{MAX} = V_{IN}/R_1 = 0.25\text{mA}$  there is approximately  $15\text{pF}$  of residual capacitance so that the design value is

$$C_1 \text{ (pF)} = \frac{33 \times 10^6}{f_{FS}} - 15 \quad (12)$$

where  $f_{FS}$  is the full scale output frequency in Hz. The temperature drift of  $C_1$  is critical since it will add directly to the errors of the transfer function. An NPO ceramic type is recommended. Every effort should be made to minimize stray capacitance associated with  $C_1$ . It should be mounted as close to the VFC62 as possible. Figure 8 shows pulse width and full scale frequency for various values of  $C_1$  at  $D_{FS} = 25\%$ .




FIGURE 8. Output Pulse Width ( $D_{FS} = 0.25$ ) and Full Scale Frequency vs External One-shot Capacitance.

## Integrating Capacitor, $C_2$

Since  $C_2$  does not occur in the V/F transfer function equation (9), its tolerance and temperature stability are not important; however, leakage current in  $C_2$  causes a gain error. A ceramic type is sufficient for most applications. The value of  $C_2$  determines the amplitude of  $V_{OUT}$ . Input amplifier saturation, noise levels for the comparators and slew rate limiting of the integrator



determine a range of acceptable values,

(13)

$$C_2 (\mu F) = \begin{cases} \frac{100}{f_{FS}} & \text{if } f_{FS} \leq 100\text{kHz} \\ 0.001 & \text{if } 100\text{kHz} < f_{FS} \leq 500\text{kHz} \\ 0.0005 & \text{if } f_{FS} > 500\text{kHz} \end{cases}$$

### Trimming Components $R_3$ , $R_4$ , $R_5$

$R_5$  nulls the offset voltage of the input amplifier. It should have a series resistance between 10k $\Omega$  and 100k $\Omega$  and a temperature coefficient less than 100ppm/ $^{\circ}$ C.  $R_4$  can be a 10% carbon film resistor with a value of 10M $\Omega$ .

$R_3$  nulls the gain errors of the converter and compensates for initial tolerances of  $R_1$  and  $C_1$ . Its total resistance should be at least 20% of  $R_1$ , if  $R_1$  is selected 10% low. Its temperature coefficient should be no greater than five times that of  $R_1$ , to maintain a low drift of the  $R_3$  -  $R_1$  series combination.

### OFFSET AND GAIN ADJUSTMENT PROCEDURES

To null errors to zero, follow this procedure:

1. Apply an input voltage that should produce an output frequency of 0.001 x full scale.
2. Adjust  $R_5$  for proper output.
3. Apply the full scale input voltage.
4. Adjust  $R_3$  for proper output.
5. Repeat steps 1 through 4.

If nulling is unnecessary for the application, delete  $R_4$  and  $R_5$ , and replace  $R_3$  with a short circuit.

### POWER SUPPLY CONSIDERATIONS

The power supply rejection ratio of the VFC62 is 0.015% of FSR/% maximum. To maintain  $\pm 0.015\%$  conversion, power supplies which are stable to within  $\pm 1\%$  are recommended. These supplies should be bypassed as close as possible to the converter with 0.01  $\mu$ F capacitors. Internal circuitry causes some current to flow in the common connection (pin 11 on DIP package). Current flowing into the  $f_{OUT}$  pin (logic sink current) will also contribute to this current. It is advisable to separate this common lead ground from the analog ground associated with the integrator input to avoid errors produced by these currents flowing through any ground return impedance.

### DESIGN EXAMPLE

Given a full scale input of +10V, select the values of  $R_1$ ,  $R_2$ ,  $R_3$ ,  $C_1$ , and  $C_2$  for a 25% duty cycle at 100kHz maximum operation into one TTL load. See Figure 6.

#### Selecting $C_1$ ( $D_{FS} = 0.25$ )

$$C_1 = [(33 \times 10^6) / f_{MAX}] - 15 \quad \text{if } D_{FS} = 0.5$$

$$= [(33 \times 10^6) / 100\text{kHz}] - 15$$

$$= 315\text{pF}$$

Choose a 300pF NPO ceramic capacitor with 1% to 10% tolerance.

#### Selecting $R_1$ and $R_3$ ( $D_{FS} = 0.25$ )

$$R_1 + R_3 = V_{IN \text{ max}} / 0.25\text{mA} \quad \text{if } D_{FS} = 0.5$$

$$= 10\text{V} / 0.25\text{mA}$$

$$= 40\text{k}\Omega$$

Choose 32.4k $\Omega$  metal film resistor with 1% tolerance and  $R_3 = 10\text{k}\Omega$  cermet potentiometer.

#### Selecting $C_2$

$$C_2 = 10^2 / F_{\text{max}}$$

$$= 10^2 / 100\text{kHz}$$

$$= 0.001\mu\text{F}$$

Choose a 0.001  $\mu$ F capacitor with  $\pm 5\%$  tolerance.

### FREQUENCY-TO-VOLTAGE CONVERSION

To operate the VFC62 as a frequency-to-voltage converter, connect the unit as shown in Figure 9. To interface with TTL-logic, the input should be coupled through a capacitor, and the input to pin 10 biased near +2.5V. The converter will detect the falling edges of the input pulse train as the voltage at pin 10 crosses zero. Choose  $C_3$  to make  $t = 0.1T$  (see Figure 9). For input signals with amplitudes less than 5V, pin 10 should be biased closer to zero to insure that the input signal at pin 10 crosses the zero threshold. Errors are nulled following the procedure given on this page, using 0.001 x full scale frequency to null offset, and full scale frequency to null the gain error. Use equations from V/F calculations to find  $R_1$ ,  $R_3$ ,  $R_4$ ,  $R_5$ ,  $C_1$  and  $C_2$ .




FIGURE 9. Connection Diagram for F/V Conversion.

### TYPICAL APPLICATIONS

Excellent linearity, wide dynamic range, and compatible TTL, DTL, and CMOS digital output make the VFC62 ideal for a variety of VFC applications. High accuracy allows the VFC62 to be used where absolute or exact readings must be made. It is also suitable for systems requiring high resolution up to 14 bits.

Figures 10 - 14 show typical applications of the VFC62.




FIGURE 10. Inexpensive A/D with Two-Wire Digital Transmission Over Twisted Pair.




FIGURE 11. Inexpensive Digital Panel Meter.




FIGURE 12. Remote Transducer Readout via Fiber Optic Link (analog and digital output).




FIGURE 13. Bipolar input is accomplished by offsetting the input to the VFC with a reference voltage. Accurately matched resistors in the REF101 provide a stable half-scale output frequency at zero volts input.




FIGURE 14. Absolute value circuit with the VFC62. Op amp,  $D_1$  and  $Q_1$  (its base-emitter junction functioning as a diode) provide full-wave rectification of bipolar input voltages. VFC output frequency is proportional to  $|e_1|$ . The sign bit output provides indication of the input polarity.

## Synchronized VOLTAGE-TO-FREQUENCY CONVERTER

### FEATURES

- FULL-SCALE FREQUENCY SET BY SYSTEM CLOCK, NO CRITICAL EXTERNAL COMPONENTS REQUIRED
- PRECISION 10V FULL-SCALE INPUT, 0.5% MAX GAIN ERROR
- ACCURATE 5V REFERENCE VOLTAGE
- EXCELLENT LINEARITY, 0.02% MAX AT 100kHz FS  
0.1% MAX AT 1MHz FS
- VERY-LOW GAIN DRIFT, 50ppm/°C


### APPLICATIONS

- A/D CONVERSION
- PROCESS CONTROL
- DATA ACQUISITION
- VOLTAGE ISOLATION

### DESCRIPTION

The VFC100 voltage-to-frequency converter is an important advance in VFCs. The well-proven charge balance technique is used, however, the critical reset integration period is derived from an external clock frequency. The external clock accurately sets an output full-scale frequency, eliminating error and drift from the external timing components required for other VFCs. A precision input resistor is provided which accurately sets a 10V full-scale input voltage. In many applications the required accuracy can be achieved without external adjustment.

The open collector active-low output provides fast fall time on the important leading edge of output pulses, and interfaces easily with TTL and CMOS circuitry. An output one-shot circuit is particularly useful to provide optimum output pulse widths for optical couplers and transformers to achieve voltage isolation. An accurate 5V reference is also provided which is useful for applications such as offsetting for bipolar input voltages, exciting bridges and sensors, and autocalibration schemes.



# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$  and  $\pm 15\text{VDC}$  supplies unless otherwise noted.

PARAMETER	CONDITIONS	VFC100AG/SG			VFC100BG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>TRANSFER FUNCTION</b>								
Voltage-to-Frequency Mode	$f_{\text{OUT}} = f_{\text{CLOCK}} \times (V_{\text{IN}}/20\text{V})$		$\pm 0.5$	$\pm 1$		$\pm 0.2$	$\pm 0.5$	% of FSR
Gain Error <sup>(1)</sup>	FSR = 100kHz		$\pm 0.01$	$\pm 0.025$		*	$\pm 0.02$	% of FSR
Linearity Error	FSR = 100kHz, over temp.		$\pm 0.015$			*	$\pm 0.05$	% of FSR
Gain Drift <sup>(2)</sup>	FSR = 500kHz, $C_{\text{OS}} = 60\text{pF}$		$\pm 0.025$			*	$\pm 0.1$	% of FSR
	FSR = 1MHz, $C_{\text{OS}} = 60\text{pF}$		$\pm 70$	$\pm 100$		$\pm 30$	$\pm 50$	ppm of FSR/ $^\circ\text{C}$
	FSR = 100kHz		10	$\pm 25$		10	$\pm 15$	ppm of FSR/ $^\circ\text{C}$
Referred to Internal $V_{\text{REF}}$			$\pm 1$	$\pm 3$		$\pm 1$	$\pm 2$	mV
Offset Referred to Input			$\pm 12$	$\pm 100$		$\pm 6.5$	$\pm 25$	$\mu\text{V}/^\circ\text{C}$
Offset Drift				0.01			*	%/V
Power Supply Rejection	Full supply range							
Response Time	to Step Input Change							
			One period of new output frequency plus one clock period					
<b>Current-to-Frequency Mode</b>								
Gain Error	$f_{\text{OUT}} = f_{\text{CLOCK}} \times (I_{\text{IN}}/1\text{mA})$		$\pm 0.5$	$\pm 1$		$\pm 0.2$	$\pm 0.5$	% of FSR
Gain Drift <sup>(2)</sup>			$\pm 120$	$\pm 200$		$\pm 80$	$\pm 140$	ppm of FSR/ $^\circ\text{C}$
<b>Frequency-to-Voltage Mode<sup>(3)</sup></b>								
Gain Accuracy <sup>(1)</sup>	$V_{\text{OUT}} = 20\text{V} \times (f_{\text{IN}}/f_{\text{CLOCK}})$		$\pm 0.5$	$\pm 1$		$\pm 0.2$	$\pm 0.5$	%
Linearity	FSR = 100kHz		$\pm 0.01$	$\pm 0.025$		*	$\pm 0.02$	%
<b>Input Resistor (<math>R_{\text{IN}}</math>)</b>								
Resistance		19.8	20	20.2	*	*	*	k $\Omega$
Temperature Coefficient ( $T_C$ ) <sup>(2)</sup>			$\pm 50$	$\pm 100$				ppm/ $^\circ\text{C}$
<b>INTEGRATOR OP AMP</b>								
$V_{\text{OS}}$ <sup>(1)</sup>			$\pm 150$	$\pm 1000$		*	*	$\mu\text{V}$
$V_{\text{OS}}$ Drift			$\pm 5$			*	*	$\mu\text{V}/^\circ\text{C}$
$I_{\text{E}}$			$\pm 50$	$\pm 100$		$\pm 25$	$\pm 50$	nA
$I_{\text{OS}}$			100	200		50	100	nA
$A_{\text{CL}}$	$Z_{\text{LOAD}} = 5\text{k}\Omega/10000\text{pF}$	100	120		*	*		dB
CMRR		80	105		*	*		dBV
CM Range		-7.5		+0.1	*	*		V
$V_{\text{OUT}}$ Range	$Z_{\text{LOAD}} = 5\text{k}\Omega/10000\text{pF}$	-0.2		+12		*	*	V
Bandwidth			14			*	*	MHz
<b>COMPARATOR INPUTS</b>								
Input Current (operating)	$-11\text{V} < V_{\text{COMPARATOR}} < +V_{\text{CC}} - 2\text{V}$			5			*	$\mu\text{A}$
<b>CLOCK INPUT (referenced to digital common)</b>								
Frequency (maximum operating)			4.0			*	*	MHz
Threshold Voltage			1.4			*	*	V
Voltage Range (operating)	Over temperature	0.8		2.0	*	*	*	V
Input Current	$-V_{\text{CC}} < V_{\text{CLOCK}} < +V_{\text{CC}}$	$-V_{\text{CC}} + 2\text{V}$		$+V_{\text{CC}} - 2\text{V}$	*	*	*	V
Rise Time			0.5	5		*	*	$\mu\text{A}$
				2		*	*	$\mu\text{sec}$
<b>OPEN COLLECTOR OUTPUT (referenced to digital common)</b>								
$V_{\text{OL}}$	$I_{\text{OUT}} = 10\text{mA}$			0.4			*	V
$I_{\text{OL}}$				15			*	mA
$I_{\text{OH}}$ (off leakage)	$V_{\text{OH}} = 30\text{V}$		.01	10			*	$\mu\text{A}$
Delay Time, positive clock edge to output pulse						*	*	nsec
Fall Time			300			*	*	nsec
Output Capacitance			100	5		*	*	pF
<b>OUTPUT ONE-SHOT</b>								
Pulse Width Out	Nominal $PW_{\text{OUT}} = (5\text{nsec/pF}) \times C_{\text{OS}} - 90\text{nsec}$		1	2		*	*	$\mu\text{sec}$
	$C_{\text{OS}} = 300\text{pF}$					*	*	
<b>REFERENCE VOLTAGE</b>								
Accuracy	No load	4.90	5.0	5.10	4.95	*	5.05	V
Drift <sup>(2)</sup>			$\pm 60$	$\pm 150$		$\pm 40$	$\pm 100$	ppm/ $^\circ\text{C}$
Current Output	(Sourcing capability)	10				*	*	mA
Power Supply Rejection				0.015		*	0.015	%/V
Output Impedance			0.5	2		*	*	$\Omega$
<b>POWER SUPPLY</b>								
Rated Voltage			$\pm 15$			*	*	V
Operating Voltage Range (see Figure 9)	$+V_{\text{CC}}$	+7.5		+28.5	*	*	*	V
	$-V_{\text{CC}}$	-7.5		-28.5	*	*	*	V
Total Supply	$+V_{\text{CC}} - (-V_{\text{CC}})$	15		36	*	*	*	V
Digital Common		$-V_{\text{CC}} + 2$		$+V_{\text{CC}} - 4$	*	*	*	V
Quiescent Current: $+I_{\text{CC}}$	Over temperature		10.6	15		*	*	mA
$-I_{\text{CC}}$			9.6	15		*	*	mA

# ELECTRICAL (CONT)


At  $T_a = +25^\circ\text{C}$  and  $\pm 15\text{VDC}$  supplies unless otherwise noted.

PARAMETER	CONDITIONS	VFC100AG/SG			VFC100BG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
TEMPERATURE RANGE Specification	AG/BG SG	-25 -55		+85 +125	*		*	$^\circ\text{C}$
Storage	AG/BG/SG	-65		+150	*		*	$^\circ\text{C}$
$\theta$ Junction—ambient			150					$^\circ\text{C/W}$
$\theta$ Junction—case			100					$^\circ\text{C/W}$

\*Specification same as AG grade.

NOTES: (1) Offset and gain error can be trimmed to zero. See text. (2) Specified by the box method:  $(\text{Max.} - \text{Min.}) \div (\text{Avg.} \times \Delta T)$ . (3) Refer to detailed timing diagram in Figure 16 for frequency input signal timing requirements.


## MECHANICAL




## ABSOLUTE MAXIMUM RATINGS

Power Supply Voltage (+V <sub>cc</sub> to -V <sub>cc</sub> )	36V
+V <sub>cc</sub> to Analog Common	28V
-V <sub>cc</sub> to Analog Common	28V
Integrator Out Short-Circuit-to-Ground	Indefinite
Integrator Differential Input	$\pm 10\text{V}$
Integrator Common-Mode Input	-V <sub>cc</sub> +5V to +2V
V <sub>in</sub> (pin 7)	$\pm V_{cc}$
Clock Input	$\pm V_{cc}$
V <sub>REF</sub> Out Short-Circuit-to-Ground	Indefinite
Pin 9 (C <sub>os</sub> )	0 to +V <sub>cc</sub>
f <sub>out</sub> (referred to digital common)	-0.5V to 36V
Digital Common	$\pm V_{cc}$
Storage Temperature Range	-65 $^\circ\text{C}$ to +150 $^\circ\text{C}$
Lead Temperature (soldering 10sec)	300 $^\circ\text{C}$

## ORDERING INFORMATION





## PIN CONFIGURATION



## TYPICAL PERFORMANCE CURVES

At +25 $^\circ\text{C}$ ,  $\pm V_{cc} = 15\text{VDC}$ , and in circuit of Figure 1 unless otherwise specified.



## THEORY OF OPERATION

The VFC100 monolithic voltage-to-frequency converter provides a digital pulse train output with an average frequency proportional to the analog input voltage. The output is an active low pulse of constant duration, with a repetition rate determined by the input voltage. Falling edges of the output pulses are synchronized with rising edges of the clock input.

Operation is similar to a conventional charge balance VFC. An input operational amplifier (Figure 1) is configured as an integrator so that a positive input voltage causes an input current to flow in  $R_{IN}$ . This forces the integrator output to ramp negatively. When the output of the integrator crosses the reference voltage (5V), the comparator trips, activating the clocked logic circuit. Once activated, the clocked logic awaits a falling edge of the clock input, followed by a rising edge (see Figure 2). On the rising edge, switch S1 is closed for one complete clock cycle, causing the reset current,  $I_1$  to switch to the integrator input. Since  $I_1$  is larger than the input current,

$I_{IN}$ , the output of the integrator ramps positively during the one clock cycle reset period. The clocked logic circuitry also generates a VFC output pulse during the reset period.

Unlike conventional VFC circuits, the VFC100 accurately derives its reset period from an external clock frequency. This eliminates the critical timing capacitor required by other VFC circuits. One period (from rising edge to rising edge) of the clock input determines the integrator reset period.

When the negative-going integration of the input signal crosses the comparator threshold, integration of the input signal will continue until the reset period can start (awaiting the necessary transitions of the clock). Output pulses are thus made to align with rising edges of the external clock. This causes the instantaneous output frequency to be a subharmonic of the clock frequency. The average frequency, however, will be an accurate analog of the input voltage.

A full scale input of 10V (or an input current of 0.5mA) causes a nominal output frequency equal to one half the




FIGURE 1. Circuit Diagram for Voltage-to-Frequency Mode.




FIGURE 2. Timing Diagram for Voltage-to-Frequency Mode.

clock frequency. The transfer function is

$$f_{OUT} = (V_{IN}/20V) f_{CLOCK}$$

Figure 3 shows the transfer function graphically. Note that inputs above 10V (or 0.5mA) do not cause an increase in the output frequency. This is an easily detectable indication of an overrange input. In the overrange condition, the integrator amplifier will ramp to its negative output swing limit. When the input signal returns to within the linear range, the integrator amplifier will recover and begin ramping upward during the reset period.




FIGURE 3. Transfer Function for Voltage-to-Frequency Mode.

## INSTALLATION AND OPERATING INSTRUCTIONS

The integrator capacitor  $C_{INT}$  (see Figure 1) affects the magnitude of the integrator voltage waveform. Its absolute accuracy is not critical since it does not affect the transfer function. This allows a wide range of capacitance to produce excellent results. Figure 4 facilitates choosing an appropriate standard value to assure that the integrator waveform voltage is within acceptable limits. Good dielectric absorption properties are required to achieve best linearity. Mylar®, polycarbonate, mica, polystyrene, Teflon® and glass types are appropriate choices. The choice in a given application will depend on the particular value and size considerations. Ceramic capacitors vary considerably from type to type and some produce significant nonlinearities. Polarized capacitors should not be used.

Deviation from the nominal recommended +1V to -0.75V integrator voltage (as controlled by the integrator capacitor value) is permissible and will have a negligible effect on VFC operation. Certain situations may make deviations from the suggested integrator swing highly desirable. Smaller integrator voltages, for instance, allow more "headroom" for averaging noisy input signals. The VFC is a fully integrating input converter, able to reject large levels of interfering noise. This ability is limited only by the output voltage swing range of the integrator amplifier. By setting a small integrator voltage swing using a large  $C_{INT}$  value, larger levels of noise can

be integrated without output saturation and loss of accuracy. For instance, with a 50kHz full-scale output and  $C_{INT} = 0.1\mu\text{F}$ , the circuit in Figure 1 can accurately average an input through the full 0 to 10V input range with 1V p-p superimposed 60Hz noise.




FIGURE 4. Integrator Capacitor Selection Graph.

The integrator output voltage should not be allowed to exceed +12V or -0.2V, otherwise saturation of the operational amplifier could cause inaccuracies. Operation with positive power supplies less than +15V will limit the output swing of the integrator operational amplifier. Smaller integrator voltage waveforms may be required to avoid output saturation of the integrator amplifier. See "Power Supply Considerations" for information on low voltage operation.

The maximum integrator voltage swing requirement is nearly symmetrical about the comparator threshold voltage (see Figure 12). One-third greater swing is required above the threshold than below it. Maximum demand on positive integrator swing occurs at low scale, while the negative swing is greatest just below full scale.

### CLOCK INPUT

The clock input is TTL- and CMOS-compatible. Its input threshold is approximately 1.4V (two diode voltage drops) referenced to digital ground (pin 12). The clock "high" input may be standard TTL or may be as high as  $+V_{CC} - 2V$ . A CMOS clock should be powered from a voltage source at least 2V below the VFC100's  $+V_{CC}$  to prevent overdriving the clock input. Alternatively, a resistive voltage divider may be used to limit the clock voltage swing to  $+V_{CC} - 2V$  maximum. The clock input has a high input impedance, so no special drivers are required. Rise time in the transition region from 0.5V to 2V must be less than 2μsec for proper operation.

### OUTPUT

The frequency output is an open collector current-sink transistor. Output pulses are active low such that the

output transistor is on only during the reset integration period (see Shortened Output Pulses). This minimizes power dissipation over the full frequency range and provides the fastest logic edge at the beginning of the output pulse where it is most desirable.

Interface to a logic circuit would normally be made using a pull-up resistor to the logic power supply. Selection of the pull-up resistor should be made such that no more than 15mA flows in the output transistor. The actual choice of the pull-up resistor may depend on the full-scale frequency and the stray capacitance on the output line. The rising edge of an output pulse is determined by the RC time constant of the pull-up resistor and the stray capacitance. Excessive capacitance will produce a rounding of the output pulse rising edge, which may create problems driving some logic circuits. If long lines must be driven, a buffer or digital line transmitter circuit should be used.

The synchronized nature of the VFC100 makes viewing its output on an oscilloscope somewhat tricky. Since all output pulses align with the clock, it is best to trigger and view the clock on one of the input channels and the output can then be viewed on another oscilloscope channel. Depending on the VFC input voltage, the output waveform may appear as if the oscilloscope is not properly triggered. The output might best be visualized by imagining a constant output frequency which is locked to a submultiple of the clock frequency with occasional extra pulses or missing pulses to create the necessary average frequency. It is these extra or missing pulses that make the output waveform appear as if the oscilloscope is not properly triggered. This is normal.

Experimentation with the input voltage and oscilloscope triggering will generally allow a stable view of the output and provides an understanding of its nature.

### SHORTENED OUTPUT PULSES

In normal operation, the negative output pulse duration is equal to one period of the clock input. Shorter output pulses may be useful in driving optical couplers or transformers for voltage isolation or noise rejection. This can be accomplished by connecting capacitor  $C_{OS}$  as shown in Figure 5. Pin 9 may be connected to  $+V_{CC}$ , deactivating the output one-shot circuit. The value of  $C_{OS}$  is chosen according to the curve in Figure 6. Output pulses cannot be made to exceed one clock period in duration. Thus, a  $C_{OS}$  value which would create an output pulse which is longer than one period of the clock will have the same effect as disabling the one-shot, causing the output pulse to last one clock period. The minimum practical pulse width of the one-shot circuit is approximately 100nsec. Using  $C_{OS}$  to generate shorter output pulses does not affect the output frequency or the gain equation.

### REFERENCE VOLTAGE

Excellent gain drift is achieved by use of a precision internal 5V reference. This reference is brought to an external pin and can be used for a variety of purposes. It is used to offset the noninverting comparator input in voltage-to-frequency mode (although a precise voltage is not required for this function). It is very useful in many other applications such as offsetting the input to handle bipolar input signals. It can source up to 10mA and sink




FIGURE 5. Circuit and Timing Diagram for Shortened Output Pulses.






FIGURE 6. Output One-Shot Capacitor Selection Graph.

100 $\mu$ A. Heavy loading of the reference will change the gain of the VFC as well as affecting the external reference voltage. For instance, a 10mA load interacting with a 0.5 $\Omega$  typical output impedance will change the VFC gain equation and reference voltage by 0.1%.

Figure 7 shows the reference used to offset the VFC transfer function to convert a  $-5\text{V}$  input to  $+5\text{V}$  output. The circuit in Figure 8 uses the reference to excite a 300 $\Omega$  bridge transducer.  $R_1$  provides the majority of the current to the bridge while the  $V_{REF}$  output supplies the balance and accurately controls the bridge voltage. The VFC gain is inversely proportional to the reference voltage,  $V_{REF}$ . Since the bridge gain is directly proportional to its excitation voltage, the two equal and opposite effects cancel the effect of reference voltage drift on gain.

The reference output amplifier is specifically designed for excellent transient response to provide precision in a noisy environment. Although not required for normal operation, a 0.05 $\mu\text{F}$  bypass capacitor from the reference




FIGURE 7. Circuit Diagram for Bipolar Input Voltages.




FIGURE 8. Circuit Diagram for Bridge Excitation Using  $V_{REF}$ .

output to analog ground (pin 13) may improve the rejection of digital noise from external circuitry.

### OTHER INPUT VOLTAGE RANGES

The internal input resistor,  $R_{IN} = 20k\Omega$ , sets a full-scale input of 10V. Other input ranges can be created by using an external gain set resistor connected to pin 5. Since the excellent temperature drifts of the VFC100 are achieved by careful matching of internal temperature coefficients, use of an external gain set resistor will generally degrade this drift. Using an external resistor to set the gain, the resulting gain drift would be equal to the sum of the external resistor drift and the specified current gain drift of the VFC100. Different voltage input ranges are best implemented by using the internal input resistor,  $R_{IN}$ , in series or parallel with a high quality external resistor, thus maintaining as much of the precision temperature tracking as possible.

For best drift performance, the adjustment range of a fine gain trim should be made as narrow as practical.  $R_1$  and  $R_2$  in Figure 9 allow gain adjustment over a  $\pm 1\%$  range (adequate to trim the 100kHz FS gain error to zero) and will not significantly affect the drift performance of the VFC100.  $R_3, R_4,$  and  $R_5$  allow trimming of the integrator amplifier input offset voltage. The adjustment range is determined by the ratio of  $R_4$  to  $R_5$ . Accurate end-point calibration would be performed by first adjusting the offset trim so that zero volts input just causes all output pulses to cease. The gain trim is then adjusted for the proper full-scale output frequency with an accurate full-scale output frequency with an accurate full scale input voltage.

A different input voltage range could also be made by using only a portion of the normal input range of the VFC. For instance, a 2V full-scale input could be created

by using the internal input resistor and a clock frequency of 10 times the desired full-scale output frequency.

### LINEARITY PERFORMANCE

The linearity of the VFC100 is specified as the worst-case deviation from a straight line defined by low scale and high scale endpoint measurements. This worst-case deviation is expressed as a percentage of the 10V full-scale input. All units are tested and guaranteed for the specified level of performance.

Linearity performance and gain error change with full-scale operating frequency as shown in Figure 10. Figure 11 shows the typical shape of the nonlinearity at 100kHz full scale. Integrator voltage swing (determined by  $C_{INT}$ ) has a minor effect on linearity. Small integrator voltage swing typically leads to best linearity performance. Best linearity performance at high full-scale frequencies (above 500kHz) is obtained by using short output pulses




FIGURE 10. Nonlinearity and Gain Error vs Full Scale Frequency.




FIGURE 9. Circuit Diagram for Fine Offset and Gain Trim.




FIGURE 11. Typical Nonlinearity vs  $V_{IN}$ .

with a one-shot capacitor of 60pF. As with any high-frequency circuit, careful attention to good power supply bypassing techniques (see "Power Supplies and Grounding") is also required.

### TEMPERATURE DRIFT

Conventional VFC circuits are affected significantly by external component temperature drift. Drift of the external input resistor and timing capacitor required with these devices may easily exceed the specified drift of the VFC itself.

When used with its internal input resistor, the gain drift of the complete VFC100 circuit is totally determined by the performance of the VFC100. Gain drift is specified at a full scale output frequency of 100kHz. Conventional VFC circuits usually specify drift at 10kHz and degrade significantly at higher operating frequency. The VFC-

100's gain drift remains excellent at higher operating frequency, typically remaining within specification at  $f_{FS} = 1\text{MHz}$ .

Drift of the external clock frequency directly affects the output frequency, but by using a common clock for the VFC and counting circuitry this drift can be cancelled (see Counting the Output).

### POWER SUPPLIES AND GROUNDING

Separate analog and digital grounds are provided on the VFC100 and it is important to separate these grounds to attain greatest accuracy. Logic sink current flowing in the  $I_{OUT}$  pin is returned to the digital ground. If this "noisy" current were allowed to flow in analog ground, errors could be created. Although analog and digital grounds may eventually be connected together at a common point in the circuitry, separate circuit connections to this common point can reduce the error voltages created by varying currents flowing through the ground return impedance. The +5V  $V_{REF}$  pin is referenced to analog ground.

The power supplies should be well bypassed using capacitors with low impedance at high frequency. A value of 0.1 $\mu\text{F}$  is adequate for most circuit layouts.

The VFC100 is specified for a nominal supply voltage of  $\pm 15\text{V}$ . Supply voltages ranging from  $\pm 7.5\text{V}$  to  $\pm 18\text{V}$  may be used. Either supply can be up to 28V as long as the total of both does not exceed 36V. Steps must be taken, however, to assure that the integrator output does not exceed its linear range. Although the integrator output is capable of 12V output swing with 15V power supplies, with 7.5V supplies, output swing will be limited to approximately 4.5V. In this case, the comparator input




FIGURE 12. Circuit Diagram and Integrator Voltage Waveform for Low Power Supply Voltage Operation.






FIGURE 14. Diagram of a Voltage-to-Frequency Converter and Counter System.




FIGURE 15. Frequency Response of an Integrating Analog-to-Digital Converter.

should be made equal to, or a multiple of  $1/60$  of a second.

### FREQUENCY-TO-VOLTAGE MODE

The VFC100 can also function as a frequency-to-voltage converter by applying an input frequency to the comparator input as shown in Figure 16. The input resistor,  $R_{IN}$ , is connected as a feedback resistor. The voltage at the integrator amp output is proportional to the ratio of the input frequency to the clock frequency. The transfer function is

$$V_{OUT} = (f_{IN}/f_{CLOCK}) 20V$$

This transfer function is complementary to the voltage-to-frequency mode transfer function, making voltage-to-frequency-to-voltage conversions simple and accurate.

Direct coupling of the input frequency to the comparator is easily accomplished by driving both comparators with complementary frequency input signals. Alternately,

one of the comparator inputs can be biased at half the logic voltage (using  $V_{REF}$  and a voltage divider) and the other input driven directly.

The proper timing of the input frequency waveform is shown in Figure 16. The input pulse should go low for one clock cycle, centered around a falling edge of the clock. The minimum acceptable input pulse width must fall no later than 200nsec before a negative clock edge and rise no sooner than 200nsec after the falling clock edge. An input pulse which remains low for more than one falling edge of the clock will produce incorrect output voltages. Positive (active high) input pulses can be accepted by reversing the connections to pins 14 and 15. Figure 17 shows a digital conditioning circuit which will accept any input duty cycle and provide the proper pulse width to the comparator. Each rising edge at this circuit's input generates the required negative pulse at the inverting comparator input. The noninverting comparator is driven by a complementary signal.

The integrator amplifier output is designed to drive up to 10,000pF and 5kΩ loads in frequency-to-voltage mode. This allows driving long lines in a large system.

Ripple voltage in the voltage output is unavoidable and is inversely proportional to the value of the integrator capacitor. Figure 18 shows the output ripple and settling time as a function of the  $C_{INT}$  value.

The ripple frequency is equal to the input frequency. Its magnitude can be reduced by using a large integrator capacitor value, but at the sacrifice of slow settling time at the voltage output in response to an input frequency change. The settling time constant is equal to  $R_{IN} \times C_{INT}$ . A better compromise between output ripple and settling time can be achieved by using a moderately low integra-




FIGURE 16. Circuit and Timing Diagram of a Frequency-to-Voltage Converter.




FIGURE 17. Digital Timing Input Conditioning Circuit for Frequency-to-Voltage Operation.




FIGURE 18. Frequency-to-Voltage Mode Output Ripple and Settling Time vs Integrator Capacitance.

tor capacitor value and adding a low-pass filter on the analog output. The cutoff frequency of the filter should be made below the lowest expected input frequency to the frequency-to-voltage converter.

The system in Figure 20 makes use of both voltage-to-frequency and frequency-to-voltage mode to send a signal across an optically-isolated barrier. This technique is useful not only for providing safety in the presence of high voltages, but for creating high noise rejection in electrically noisy environments. The use of a common clock frequency causes the two devices to have complementary transfer functions, which minimizes errors.

Optical coupling is facilitated by use of the output one-shot feature. The output pulse is shortened (see Shortened Output Pulses) to allow for the relatively slow turn-off time of the LED. The timing diagram in Figure 19 shows how the accumulated delay of both optical couplers could produce too long an input pulse for the frequency-to-voltage converter, VFC<sub>2</sub> of Figure 20.

An output filter is used to reduce the ripple in the output of VFC<sub>2</sub>. In order to most effectively filter the output, both input and output VFCs are offset. By connecting R<sub>1</sub> to V<sub>REF</sub>, an accurate offset is created in the voltage-to-frequency function. Zero volts input now creates a 10kHz output. This offset is subtracted in the frequency-to-voltage conversion on the output side, by V<sub>REF</sub> and R<sub>5</sub>.

### MORE PULSE POSITION RESOLUTION

Since output pulses must always align with clock edges, the instantaneous output frequency is quantized and




FIGURE 19. Timing Diagram and Oscilloscope Photo of Isolated Voltage-to-Frequency/Frequency-to-Voltage System.

appears to have phase jitter. This effect can be greatly reduced by using a high speed clock so that available clock edges come more frequently. This would also create a high full-scale frequency, but the technique shown in Figure 21 offers an alternative. A high speed clock is used to produce high resolution of the output pulse position, but a low full-scale frequency can be programmed.

When an output pulse is generated, the next rising edge of the high frequency clock is delayed for a programmable number of clock counts. Since the integrator reset period (which sets the full-scale range) is determined by the time from rising edge to rising edge at the VFC's clock input once the comparator is tripped, the effective clock frequency is  $f_{\text{CLOCK}}/16$ . The circuit shown can be programmed for any N from 2 to 16. Since an output pulse must propagate through the VFC before the next rising edge of the clock arrives, maximum clock frequency is limited by the delay time shown in the timing diagram.

With output pulses now able to align with greater resolution, the output has lower phase jitter. Using this technique, the output is suitable for ratiometric (period measurement) type counting. This counting technique achieves the maximum possible resolution for short gate periods (see Burr-Brown Application Note AN-130).




FIGURE 20. Circuit Diagram of Isolated Voltage-to-Frequency/Frequency-to-Voltage System.






FIGURE 21. Circuit Diagram for Increased Pulse Position Resolution.



# VFC320

## Voltage-to-Frequency and Frequency-to-Voltage CONVERTER

### FEATURES

- HIGH LINEARITY, 12 to 14 bits  
 $\pm 0.005\%$  max at 10kHz FS  
 $\pm 0.03\%$  max at 100kHz FS  
 $\pm 0.1\%$  typ at 1MHz FS
- V/F OR F/V CONVERSION
- 6-DECADE DYNAMIC RANGE
- 20ppm/ $^{\circ}\text{C}$  max GAIN DRIFT
- OUTPUT DTL/TTL/CMOS COMPATIBLE

### APPLICATIONS


- INEXPENSIVE A/D AND D/A CONVERTER
- DIGITAL PANEL METERS
- TWO-WIRE DIGITAL TRANSMISSION WITH NOISE IMMUNITY
- FM MOD/DEMODOF TRANSDUCER SIGNALS
- PRECISION LONG TERM INTEGRATOR
- HIGH RESOLUTION OPTICAL LINK FOR ISOLATION
- AC LINE FREQUENCY MONITOR
- MOTOR SPEED MONITOR AND CONTROL

### DESCRIPTION

The VFC320 monolithic voltage-to-frequency and frequency-to-voltage converter provides a simple low cost method of converting analog signals into digital pulses. The digital output is an open collector and the digital pulse train repetition rate is proportional to the amplitude of the analog input voltage. Output pulses are compatible with DTL, TTL, and CMOS logic families.

High linearity (0.005%, max at 10kHz FS) is achieved with relatively few external components. Two external resistors and two external capacitors are

required to operate. Full scale frequency and input voltage are determined by a resistor in series with  $-I_{IN}$  and two capacitors (one-shot timing and input amplifier integration). The other resistor is a non-critical open collector pull-up ( $f_{OUT}$  to  $+V_{CC}$ ). The VFC320 is available in three performance/temperature grades and two package configurations. The TO-100 versions are hermetically sealed, and specified for the  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  and  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  ranges, and the dual-in-line units are specified from  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .



# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$  and  $\pm 15\text{VDC}$  power supply unless otherwise noted.

CHARACTERISTICS	CONDITIONS	VFC320BG/BM/SM			VFC320CG/CM			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>V/F CONVERTER</b> $F_{OUT} = V_{IN}/7.5 R_1 C_1$ , Figure 4								
<b>INPUT TO OP AMP</b>								
Voltage Range <sup>(1)</sup>	Fig. 4 with $e_2 = 0$ Fig. 4 with $e_1 = 0$	> 0 < 0		Note 2 -10				V V
Current Range <sup>(1)</sup>	$I_{IN} = V_{IN}/R_{IN}$	+0.25		+750	*	*	*	$\mu\text{A}$
Bias Current					*	*	*	nA
Inverting Input			4	8	*	*	*	nA
Noninverting Input			10	30	*	*	*	nA
Offset Voltage <sup>(3)</sup>				$\pm 0.15$	*	*	*	mV
Offset Voltage Drift			$\pm 5$		*	*	*	$\mu\text{V}/^\circ\text{C}$
Differential Impedance		300    5	650    5		*	*	*	k $\Omega$    pF
Common-mode Impedance		300    3	500    3		*	*	*	k $\Omega$    pF
<b>ACCURACY</b>								
Linearity Error <sup>(1)(4)(5)</sup>	Fig. 4 with $e_2 = 0$ <sup>(6)</sup> $0.01\text{Hz} \leq f_{OUT} \leq 10\text{kHz}$ $0.1\text{Hz} \leq f_{OUT} \leq 100\text{kHz}$ $1\text{Hz} \leq f_{OUT} \leq 1\text{MHz}$		$\pm 0.004$ $\pm 0.008$ $\pm 0.1$	$\pm 0.005$ $\pm 0.030$	$\pm 0.0015$ *	$\pm 0.002$ *		% of FSR % of FSR % of FSR
Offset Error Input								ppm of FSR
Offset Voltage <sup>(3)</sup>			$\pm 0.5$	$\pm 15$	*	*	*	ppm of FSR/ $^\circ\text{C}$
Offset Drift <sup>(7)</sup>			$\pm 5$	$\pm 10$	*	*	*	% of FSR
Gain Error <sup>(3)</sup>	$f = 10\text{kHz}$			50	*	*	20	ppm of FSR/ $^\circ\text{C}$
Gain Drift <sup>(7)</sup>	$f = 10\text{kHz}$			50	*	*	20	ppm of FSR/ $^\circ\text{C}$
Full Scale Drift								ppm of FSR/ $^\circ\text{C}$
offset drift & gain drift <sup>(7)(8)(9)</sup>								ppm of FSR/ $^\circ\text{C}$
Power Supply Sensitivity	$\pm V_{CC} = 14\text{VDC}$ to $18\text{VDC}$			$\pm 0.015$			*	% of FSR/%
<b>DYNAMIC RESPONSE</b>								
Full Scale Frequency	$C_{LOAD} \leq 50\text{pF}$			1		*	*	MHz
Dynamic Range	(V/F) to specified linearity for a full scale input step < 50% overload	6				*	*	decades
Settling Time			Note 10			*	*	
Overload Recovery			Note 10			*	*	
<b>OPEN COLLECTOR OUTPUT</b>								
Voltage, Logic "0"	$I_{SINK} = 8\text{mA}$ , max			0.4		*	*	V
Leakage Current, Logic "1"	$V_O = 15\text{V}$		0.01	1.0		*	*	$\mu\text{A}$
Voltage, Logic "1"	External pull-up resistor required (see Figure 4)			$V_{PU}$		*	*	V
Duty Cycle at FS	For Best Linearity		25			*	*	%
Fall Time	$I_{OUT} = 5\text{mA}$ , $C_{LOAD} = 500\text{pF}$		100	*		*	*	ns
<b>V/F CONVERTER</b> $V_{OUT} = 7.5 R_1 C_1 F_{IN}$ , Figure 9								
<b>INPUT TO COMPARATOR</b>								
Impedance		50    10	150    10		*	*	*	k $\Omega$    pF
Logic "1"		+1.0		+ $V_{CC}$	*	*	*	V
Logic "0"		- $V_{CC}$		-0.05	*	*	*	V
Pulse-width Range		0.25			*	*	*	$\mu\text{s}$
<b>OUTPUT FROM OP AMP</b>								
Voltage	$I_O = 7\text{mA}$	0 to +10			*	*	*	V
Current	$V_O = 7\text{VDC}$	+10			*	*	*	mA
Impedance	Closed-loop			0.1	*	*	*	$\Omega$
Capacitive Load	Without oscillation			100	*	*	*	pF
<b>POWER SUPPLY</b>								
Rated Voltage			$\pm 15$		*	*	*	V
Voltage Range		$\pm 13$		$\pm 20$	*	*	*	V
Quiescent Current			$\pm 6.5$	$\pm 7.5$	*	*	*	mA
<b>TEMPERATURE RANGE</b>								
Specification								$^\circ\text{C}$
B and C Grades		-25		+85	*	*	*	$^\circ\text{C}$
S Grade		-55		+125	*	*	*	$^\circ\text{C}$
Operating								$^\circ\text{C}$
B and C Grades		-25		+85	*	*	*	$^\circ\text{C}$
S Grade		-55		+125	*	*	*	$^\circ\text{C}$
Storage		-65		+150	*	*	*	$^\circ\text{C}$

\*Specification the same as for VFC320BG/BM/SM.

**NOTES:**

1. A 25% duty cycle at full scale (0.25mA input current) is recommended where possible to achieve best linearity.
2. Determined by  $R_{IN}$  and full scale current range constraints.
3. Adjustable to zero. See Offset and Gain Adjustment section.
4. Linearity error at any operating frequency is defined as the deviation from a straight line drawn between the full scale frequency and 0.1% of full scale frequency. See Discussion of Specifications section.
5. When offset and gain errors are nulled, at an operating temperature, the linearity error determines the final accuracy.
6. For  $e_1 = 0$  typical linearity errors are: 0.01% at 10kHz, 0.2% at 100kHz, 0.1% at 1MHz.
7. Exclusive of external components' drift.
8. FSR = Full Scale Range (corresponds to full scale and full scale input voltage).
9. Positive drift is defined to be increasing frequency with increasing temperature.
10. One pulse of new frequency plus 50nsec typical.

**ABSOLUTE MAXIMUM RATINGS**

Supply Voltages	±20V
Output Sink Current at four	50mA
Output Current at $V_{OUT}$	+20mA
Input Voltage, -Input	± $V_{CC}$
Input Voltage, +Input	± $V_{CC}$
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10 seconds)	+300°C


**MECHANICAL**

**VFC320BM/CM/SM  
TO-100 PACKAGE**

**NOTE:**

Leads in true position within 0.10" (0.25mm) R at MMC at seating plane.

Pin numbers shown for reference only. Numbers may not be marked on package.




DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
	.335	.370	8.51	9.40
	.305	.335	7.75	8.51
C	.165	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.230 BASIC		5.84 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	--	12.70	--
L	.120	.160	3.05	4.06
M	36° BASIC		36° BASIC	
N	.110	.120	2.79	3.05

**VFC320BG/CG  
CERAMIC DUAL-IN-LINE**

**NOTE:**

Leads in true position within 0.10" (0.25mm) R at MMC at seating plane.


Pin numbers shown for reference only. Numbers may not be marked on package




DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.670	.710	17.02	18.03
C	.065	.170	1.65	4.32
D	.015	.021	0.38	0.53
F	.045	.060	1.14	1.52
G	.100 BASIC		2.54 BASIC	
H	.025	.070	0.64	1.78
J	.008	.012	0.20	0.30
K	.120	.240	3.05	6.10
L	.300 BASIC		7.62 BASIC	
M	10°		10°	
N	.009	.060	0.23	1.52

**PIN CONFIGURATIONS**

**M PACKAGE  
(TO-100)**



**G PACKAGE  
(DUAL-IN-LINE)**



## DISCUSSION OF SPECIFICATIONS

### LINEARITY

Linearity is the maximum deviation of the actual transfer function from a straight line drawn between the end points (100% full scale input or frequency and 0.1% of full scale called zero). Linearity is the most demanding measure of voltage-to-frequency converter performance, and is a function of the full scale frequency. Refer to Figure 1 to determine typical linearity error for your application. Once the full scale frequency is chosen, the linearity is a function of operating frequency as it varies between zero and full scale. Examples for 10kHz full scale are shown in Figure 2. Best linearity is achieved at lower gains ( $\Delta f_{OUT}/\Delta V_{IN}$ ) with operation as close to the chosen full scale frequency as possible.

The high linearity of the VFC320 makes the device an excellent choice for use as the front end of A/D converters with 12- to 14-bit resolution, and for highly accurate transfer of analog data over long lines in noisy environments (2-wire digital transmission).




FIGURE 1. Linearity Error vs Full Scale Frequency.




FIGURE 2. Linearity Error vs Operating Frequency.

### FREQUENCY STABILITY VS TEMPERATURE

The full scale frequency drift of the VFC320 versus temperature is expressed as parts per million of full scale range per °C. As shown in Figure 3, the drift increases above 10kHz. To determine the total accuracy drift over

temperature, the drift coefficients of external components (especially  $R_1$  and  $C_1$ ) must be added to the drift of the VFC320.




FIGURE 3. Full Scale Drift vs Full Scale Frequency.

### RESPONSE

Response of the VFC320 to changes in input signal level is specified for a full scale step, and is 50nsec plus 1 pulse of the new frequency. For a 10V input signal step with the VFC320 operating at 100kHz full scale, the settling time to within  $\pm 0.01\%$  of full scale is 10 $\mu$ s.

## THEORY OF OPERATION

The VFC320 monolithic voltage-to-frequency converter provides a digital pulse train output whose repetition rate is directly proportional to the analog input voltage. The circuit shown in Figure 4 is composed of an input amplifier, two comparators and a flip-flop (forming a one-shot), two switched current sinks, and an open collector output transistor stage. Essentially the input amplifier acts as an integrator that produces a two-part ramp. The first part is a function of the input voltage, and the second part is dependent on the input voltage and current sink. When a positive input voltage is applied at  $V_{IN}$ , a current will flow through the input resistor, causing the voltage at  $V_{OUT}$  to ramp down toward zero, according to  $dV/dt = V_{IN}/R_1C_1$ . During this time the constant current sink is disabled by the switch. Note, this period is only dependent on  $V_{IN}$  and the integrating components.

When the ramp reaches a voltage close to zero, comparator A sets the flip-flop. This closes the current sink switches as well as changing  $f_{OUT}$  from logic 0 to logic 1. The ramp now begins to ramp up, and 1mA charges through  $C_1$  until  $V_{C1} = -7.5V$ . Note this ramp period is dependent on the 1mA current sink, connected to the negative input of the op amp, as well as the input voltage. At this -7.5V threshold point at  $C_1$ , comparator B resets the flip-flop, and the ramp voltage begins to ramp down again before the input amplifier has a chance to saturate. In effect the comparators and flip-flop form a one-shot whose period is determined by the internal reference and a 1mA current sink plus the external capacitor,  $C_1$ . After the one-shot resets,  $f_{OUT}$  changes back to logic 0 and the cycle begins again.

The transfer function for the VFC320 is derived for the



# INSTALLATION AND OPERATING INSTRUCTIONS

## VOLTAGE-TO-FREQUENCY CONVERSION

The VFC320 can be connected to operate as a V/F converter that will accept either positive or negative input voltages, or an input current. Refer to Figures 6 and 7.




FIGURE 6. Connection Diagram for V/F Conversion, Positive Input Voltages.




FIGURE 7. Connection Diagram for V/F Conversion, Negative Input Voltages.

## EXTERNAL COMPONENT SELECTION

In general the design sequence consists of: (1) choosing  $f_{MAX}$ , (2) choosing the duty cycle at full scale ( $D_{FS} = 0.25$  typically), (3) determining the input resistor,  $R_1$  (Figure 4), (4) calculating the one-shot capacitor,  $C_1$ , (5) selecting the integrator capacitor  $C_2$ , and (6) selecting the output pull-up resistor,  $R_2$ .

### Input Resistors $R_1$ and $R_3$

The input resistance ( $R_1$  and  $R_3$  in Figures 6 and 7) is

calculated to set the desired input current at full scale input voltage. This is normally 0.25mA to provide a 25% duty cycle at full scale input and output. Values other than  $D_{FS} = 0.25$  may be used but linearity will be affected. The nominal value is  $R_1$  is

$$R_1 = \frac{V_{IN \text{ max}}}{0.25 \text{ mA}} \quad (10)$$

If gain trimming is to be done, the nominal value is reduced by the tolerance of  $C_1$  and the desired trim range.  $R_1$  should have a very-low temperature coefficient since its drift adds directly to the errors in the transfer function.

### One-Shot Capacitor, $C_1$

This capacitor determines the duration of the one-shot pulse. From equation (9) the nominal value is

$$C_{1 \text{ nom}} = \frac{V_{IN}}{7.5 R_1 f_{OUT}} \quad (11)$$

For the usual 25% duty at  $f_{MAX} = V_{IN} / R_1 = 0.25 \text{ mA}$  there is approximately 15pF of residual capacitance so that the design value is

$$C_1 (\text{pF}) = \frac{33 \times 10^6}{f_{FS}} - 15 \quad (12)$$

where  $f_{FS}$  is the full scale output frequency in Hz. The temperature drift of  $C_1$  is critical since it will add directly to the errors of the transfer function. An NPO ceramic type is recommended. Every effort should be made to minimize stray capacitance associated with  $C_1$ . It should be mounted as close to the VFC320 as possible. Figure 8 shows pulse width and full scale frequency for various values of  $C_1$  at  $D_{FS} = 25\%$ .




FIGURE 8. Output Pulse Width ( $D_{FS} = 0.25$ ) and Full Scale Frequency vs External One-shot Capacitance.

### Integrating Capacitor, $C_2$

Since  $C_2$  does not occur in the V/F transfer function equation (9), its tolerance and temperature stability are not important; however, leakage current in  $C_2$  causes a gain error. A ceramic type is sufficient for most applications. The value of  $C_2$  determines the amplitude of  $V_{OUT}$ . Input amplifier saturation, noise levels for the comparators and slew rate limiting of the integrator

determine a range of acceptable values,

$$C_2 (\mu\text{F}) = \begin{cases} 100/f_{\text{FS}}; & \text{if } f_{\text{FS}} \leq 100\text{kHz} \\ 0.001; & \text{if } 100\text{kHz} < f_{\text{FS}} \leq 500\text{kHz} \\ 0.0005; & \text{if } f_{\text{FS}} > 500\text{kHz} \end{cases} \quad (13)$$

### Output Pull Up Resistor $R_2$ .

The open collector output can sink up to 8mA and still be TTL-compatible. Select  $R_2$  according to this equation:

$$R_2 \text{ min } (\Omega) = V_{\text{PULLUP}} / (8\text{mA} - i_{\text{LOAD}})$$

A 10% carbon film resistor is suitable for use as  $R_2$ .

### Trimming Components $R_3$ , $R_4$ , $R_5$

$R_5$  nulls the offset voltage of the input amplifier. It should have a series resistance between 10k $\Omega$  and 100k $\Omega$  and a temperature coefficient less than 100ppm/ $^{\circ}\text{C}$ .  $R_4$  can be a 10% carbon film resistor with a value of 10M $\Omega$ .

$R_3$  nulls the gain errors of the converter and compensates for initial tolerances of  $R_1$  and  $C_1$ . Its total resistance should be at least 20% of  $R_1$ , if  $R_1$  is selected 10% low. Its temperature coefficient should be no greater than five times that of  $R_1$ , to maintain a low drift of the  $R_3 - R_1$  series combination.

### OFFSET AND GAIN ADJUSTMENT PROCEDURES

To null errors to zero, follow this procedure:

1. Apply an input voltage that should produce an output frequency of 0.001 x full scale.
2. Adjust  $R_5$  for proper output.
3. Apply the full scale input voltage.
4. Adjust  $R_3$  for proper output.
5. Repeat steps 1 through 4.

If nulling is unnecessary for the application, delete  $R_4$  and  $R_5$ , and replace  $R_3$  with a short circuit.

### POWER SUPPLY CONSIDERATIONS

The power supply rejection ratio of the VFC320 is 0.015% of FSR/% max. To maintain  $\pm 0.015\%$  conversion, power supplies which are stable to within  $\pm 1\%$  are recommended. These supplies should be bypassed as close as possible to the converter with 0.01 $\mu\text{F}$  capacitors.

Internal circuitry causes some current to flow in the common connection (pin 11 on DIP package). Current flowing into the  $f_{\text{OUT}}$  pin (logic sink current) will also contribute to this current. It is advisable to separate this common lead ground from the analog ground associated with the integrator input to avoid errors produced by these currents flowing through any ground return impedance.

### DESIGN EXAMPLE

Given a full scale input of +10V, select the values of  $R_1$ ,  $R_2$ ,  $R_3$ ,  $C_1$ , and  $C_2$  for a 25% duty cycle at 100kHz maximum operation into one TTL load. See Figure 6.

#### Selecting $C_1$ ( $D_{\text{FS}} = 0.25$ )

$$C_1 = [(33 \times 10^6) / f_{\text{MAX}}] - 15 \quad \text{if } D_{\text{FS}} = 0.5$$

$$= [(33 \times 10^6) / 100\text{kHz}] - 15$$

$$= 315\text{pF}$$

Choose a 300pF NPO ceramic capacitor with 1% to 10% tolerance.

#### Selecting $R_1$ and $R_3$ ( $D_{\text{FS}} = 0.25$ )

$$R_1 + R_3 = V_{\text{IN max}} / 0.25\text{mA} \quad V_{\text{IN max}} / 0.5\text{mA}$$

$$= 10\text{V} / 0.25\text{mA} \quad \text{if } D_{\text{FS}} = 0.5$$

$$= 40\text{k}\Omega$$

Choose 32.4k $\Omega$  metal film resistor with 1% tolerance and  $R_3 = 10\text{k}\Omega$  cermet potentiometer.

#### Selecting $C_2$

$$C_2 = 10^2 / F_{\text{max}}$$

$$= 10^2 / 100\text{kHz}$$

$$= 0.001\mu\text{F}$$

Choose a 0.001 $\mu\text{F}$  capacitor with  $\pm 5\%$  tolerance.

#### Selecting $R_2$

$$R_2 = V_{\text{PULLUP}} / (8\text{mA} - i_{\text{LOAD}})$$

$$= 5\text{V} / (8\text{mA} - 1.6\text{mA}), \text{ one TTL-load} = 1.6\text{mA}$$

$$= 781\Omega$$

Choose a 750 $\Omega$  1/4-watt carbon compensation resistor with  $\pm 5\%$  tolerance.

### FREQUENCY-TO-VOLTAGE CONVERSION

To operate the VFC320 as a frequency-to-voltage converter, connect the unit as shown in Figure 9. To interface with TTL-logic, the input should be coupled through a capacitor, and the input to pin 10 biased near +2.5V. The converter will detect the falling edges of the input pulse train as the voltage at pin 10 crosses zero. Choose  $C_3$  to make  $t = 0.1\text{t}$  (see Figure 9). For input signals with amplitudes less than 5V, pin 10 should be biased closer to zero, to insure that the input signal at pin 10 crosses the zero threshold. Errors are nullled following the procedure given on this page, using 0.001 x full scale frequency to null offset, and full scale frequency to null the gain error. Use equations from V/F calculations to find  $R_1$ ,  $R_3$ ,  $R_4$ ,  $R_5$ ,  $C_1$  and  $C_2$ .




FIGURE 9. Connection Diagram for F/V Conversion.



# TYPICAL APPLICATIONS

Excellent linearity, wide dynamic range, and compatible TTL, DTL, and CMOS digital output make the VFC320 ideal for a variety of VFC applications. High accuracy allows the VFC320 to be used where absolute or exact

readings must be made. It is also suitable for systems requiring high resolution up to 14 bits.

Figures 10 - 14 show typical applications of the VFC320.




FIGURE 10. Inexpensive A/D with Two-Wire Digital Transmission Over Twisted Pair.




FIGURE 11. Inexpensive Digital Panel Meter.




FIGURE 12. Remote Transducer Readout via Fiber Optic Link (analog and digital output).




FIGURE 13. Bipolar input is accomplished by offsetting the input to the VFC with a reference voltage. Accurately matched resistors in the REF101 provide a stable half-scale output frequency at zero volts input.




FIGURE 14. Absolute value circuit with the VFC320. Op amp, D<sub>1</sub> and Q<sub>1</sub> (its base-emitter junction functioning as a diode) provide full-wave rectification of bipolar input voltages. VFC output frequency is proportional to |e<sub>1</sub>|. The sign bit output provides indication of the input polarity.



# HIGH PERFORMANCE CHIPS

## HIGH PERFORMANCE DICE BACKED BY BURR-BROWN'S TRADITION OF QUALITY

Many of Burr-Brown's high-performance monolithic products are available in die form.

All Burr-Brown dice products are the same as those used in our high quality, high performance monolithic and hybrid devices and are proven in demanding applications throughout the world. The dice are manufactured and tested at our Tucson Microtechnology facility using the most advanced equipment and methods available, assuring total control of quality and reliability for every product.

The state-of-the-art performance achieved by these precision monolithic products reflects Burr-Brown's unmatched technical capabilities in:

Low-noise processing / High-stability nichrome thin-film resistors / Active laser trimming / Dielectric isolation / Patented circuit design

At Burr-Brown, concern for quality is a fundamental part of wafer processing. Dice are 100% visually inspected according to MIL-STD-883, Method 2010 Condition B. All wafers are 100% probe tested to specified electrical tests limits.

The data sheets and process descriptions provide detailed information on these quality dice.

## INTEGRATED CIRCUIT DICE

### QUALITY

**Visual Inspection:** All dice and wafers are 100% visually inspected to MIL-STD-883, Method 2010, Condition B. Dice receive an additional in-process Quality Control inspection to 0.65% AQL.

**Probe Tests:** All wafers are 100% electrically probe tested to the electrical probe test limits specified in the die data sheet. Due to possible parametric shifts during die separation and assembly, these specifications are not guaranteed after assembly.

**Unprobed Parameters:** Parameters not specified on the device data sheet are not probed or guaranteed. The dice performance will typically be equivalent to its corresponding part numbered packaged device.

### PACKAGING

**Package:** Dice are packaged face-up in individually compartmented anti-static plastic carriers (waffle packs) and are oriented for automated assembly. Carriers are heat sealed in plastic bags with a dry atmosphere.

**Marking:** Each die carrier is marked with:

1. Burr-Brown part number
2. Lot number
3. Wafer number
4. QA seal and date
5. Quantity
6. QC identification number

If required, customer part number and order number can be marked on each package.

**Storage:** High humidity and corrosive atmospheres can cause oxidation or corrosion of the aluminum metalization on wire bond pads. Dice should be stored in a clean dry environment and should be protected from static damage. Storage in a dust-free cabinet with a dry nitrogen atmosphere is recommended.

### DIE HANDLING PRECAUTIONS

**Static Damage:** All integrated circuits can suffer damage from electrostatic discharge. Even precision bipolar devices can suffer subtle parametric damage (increased offset voltage, drift, noise, etc.) if precautions are not adequate. Anti-static work stations are recommended when handling or assembling precision semiconductor devices.

**Atmosphere:** Die carriers should be opened only in a dust-free environment with a dry non-corrosive atmosphere.

**Handling:** Although each die is protected by a thick (8000Å minimum) glassivation layer, care should be taken to keep from scratching the surface of the die. Carriers must not be opened for inspection by unqualified personnel. Anti-static protection is recommended when handling or assembling dice.

### HYBRID CIRCUIT ASSEMBLY RECOMMENDATIONS

**Die Attach:** Die attach with silver conductive epoxy or polyimide is recommended to minimize assembly shifts and preserve the accuracy and precision inherent in the die.

Burr-Brown dice are gold-backed and can be eutectically die-attached using a 98/2 gold/silicon preform and a die/substrate temperature of 400°C to 430°C. Exposure time to die attach temperatures should be minimized as permanent parametric shifts can occur.

Assembly in hermetic packages under adequate moisture control is recommended in order to preserve parametric performance and stability.

**Wire Bond:** Wire bonding may be done with 1.25 mil 99.99% pure gold wire using thermo-sonic techniques or by ultrasonic bonders using 1.25 mil 99/1 aluminum/silicon wire. Wire bond pad size is 4 × 4 mils minimum and aluminum metalization thickness is 8000Å minimum.

### ORDERING INFORMATION

**Part Number:**


Basic device part number \_\_\_\_\_ OPA27 C D  
Grade/Temperature Range \_\_\_\_\_  
(see data sheet for proper suffix)  
Designation: Dice \_\_\_\_\_

**Minimum Order:** Dice are subject to minimum order quantities. Consult your local sales office for details on minimum order size and for pricing.

**Returns:** Returns must be authorized by Burr-Brown. If dice fail visual inspection according to MIL-STD-883, Method 2010, Condition B and 0.65% AQL the entire lot must be returned in their original carriers along with detailed documentation showing reason for rejection.

# WAFER PROCESSING

---





# DAC811 DIE

## Microprocessor-Compatible 12-BIT DIGITAL-TO-ANALOG CONVERTER DIE

### DESCRIPTION


The DAC811 is a complete single-chip integrated circuit microcomputer-compatible 12-bit digital-to-analog converter. The chip includes a precision voltage reference, microcomputer interface logic, double-buffered latch, and a 12-bit D/A converter with a voltage output amplifier. Fast current switches and a laser-trimmed thin-film resistor network provide a highly accurate and fast D/A converter.

Microcomputer interfacing is facilitated by a double-buffered latch. The input latch is divided into three 4-bit nybbles to permit interfacing to 4-, 8-, 12- or

16-bit buses and to handle right- or left-justified data. The 12-bit data in the input latches is transferred to the D/A latch to hold the output value.

Input gating logic is designed so that loading the last nybble or byte of data can be accomplished simultaneously with the transfer of data (previously stored in adjacent latches) from adjacent input latches to the D/A latch. This feature avoids spurious analog output values while using an interface technique that saves computer instructions.

### DIE TOPOGRAPHY



Die Size: 134 × 128 mils  
 Bonding Pad Size: 4 × 4 mils  
 Backside Contact: Gold (Must be connected to -V<sub>cc</sub>)

Pad	Name	Function
1	V <sub>DD</sub>	Logic Supply, +5V.
2	WR	WRITE, command signal to load latches. Logic low loads latches.
3	LDAC	LOAD D/A CONVERTER, enables WR to load the D/A latch. Logic low enables.
4	N <sub>A</sub>	NYBBLE A, enables WR to load input latch A (the most significant nybble). Logic low enables.
5	N <sub>B</sub>	NYBBLE B, enables WR to load input latch B. Logic low enables.
6	N <sub>C</sub>	NYBBLE C, enables WR to load input latch C (the least significant nybble). Logic low enables.
7	D <sub>11</sub>	DATA, Bit 12, MSB, positive true.
8	D <sub>10</sub>	DATA, Bit 11.
9	D <sub>9</sub>	DATA, Bit 10.
10	D <sub>8</sub>	DATA, Bit 9.
11	D <sub>7</sub>	DATA, Bit 8.
12	D <sub>6</sub>	DATA, Bit 7.
13	D <sub>5</sub>	DATA, Bit 6.
14	D <sub>4</sub>	DATA, Bit 5.
15	DCOM	DIGITAL COMMON, V <sub>DD</sub> supply return.
16	D <sub>0</sub>	DATA, Bit 1, LSB.
17	D <sub>1</sub>	DATA, Bit 2.
18	D <sub>2</sub>	DATA, Bit 3.
19	D <sub>3</sub>	DATA, Bit 4.
20	+V <sub>CC</sub>	Analog Supply Input, +15V or +12V.
21	-V <sub>CC</sub>	Analog Supply Input, -15V or -12V.
22	GAIN ADJ	To externally adjust gain.
23a, 23b	ACOM	ANALOG COMMON, ±V <sub>CC</sub> supply return (connect together).
24	V <sub>OUT</sub>	D/A converter voltage output.
25	10V RANGE	Connect to pin 24 for 10V Range.
26	SJ	SUMMING JUNCTION of output amplifier.
27	BPO	BIPOLAR OFFSET. Connect to pin 26 for Bipolar Operation.
28	REF OUT	6.3V reference output.

# SPECIFICATIONS

## ELECTRICAL PROBE LIMITS<sup>(1)</sup>

T<sub>A</sub> = +25°C. ±V<sub>CC</sub> = 15V unless otherwise noted.

MODEL	DAC811JD			UNITS
	MIN	TYP	MAX	
<b>INPUT</b>				
<b>DIGITAL INPUT</b>				
Resolution Codes <sup>(2)</sup>		USB, BOB	12	Bits
V <sub>IH</sub>	+2.0		+15	VDC
V <sub>IL</sub>	0.0		+0.8	VDC
I <sub>IH</sub> , V <sub>I</sub> = +2.7V			+10	μA
I <sub>IL</sub> , V <sub>I</sub> = +0.4V			±20	μA
<b>TRANSFER CHARACTERISTICS</b>				
<b>ACCURACY</b>				
Linearity Error		±1/4	±1/2	LSB
Differential Linearity Error		±1/2	±1	LSB
Gain Error <sup>(3)</sup>		±0.1	±0.2	%
Offset Error <sup>(3)(4)</sup>		±10	±30	mV
<b>OUTPUT</b>				
<b>ANALOG OUTPUT</b>				
Voltage Range (±V <sub>CC</sub> = 15V) <sup>(6)</sup> :				
Unipolar		0 to +10		V
Bipolar		±5, ±10		V
Output Current	±5			mA
Short Circuit to Common Duration		Indefinite		
<b>REFERENCE VOLTAGE</b>				
Voltage	+6.2	+6.3	+6.4	V
Source Current Available for External Loads	+2.0			mA
Short Circuit to Common Duration		Indefinite		
<b>POWER SUPPLY REQUIREMENTS</b>				
Voltage: +V <sub>CC</sub>	+11.4	+15	+16.5	VDC
-V <sub>CC</sub>	-11.4	-15	-16.5	VDC
V <sub>DD</sub>	+4.5	+5	+5.5	VDC
Current (no load):				
+V <sub>CC</sub>		+16	+25	mA
-V <sub>CC</sub>		-23	-35	mA
V <sub>DD</sub>		+8	+15	mA
Potential at DCOM with Respect to ACOM <sup>(7)</sup>			±0.5	V
Power Dissipation		625	800	mW
<b>TEMPERATURE RANGE</b>				
Specification:	0		+70	°C

NOTES: (1) All dice are 100% probe tested and are guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units. (2) USB = Unipolar Straight Binary; BOB = Bipolar Offset Binary. (3) Adjustable to zero with external trim potentiometer. (4) Error at input code 000<sub>16</sub> for both unipolar and bipolar ranges. (5) FSR means Full Scale Range and is 20V for the ±10V range. (6) Minimum supply voltage required for ±10V output swing is ±13.5V. Output swing for ±11.4V supplies is at least -8V to +8V. (7) The maximum voltage at which ACOM and DCOM may be separated without affecting accuracy specifications.

## ABSOLUTE MAXIMUM RATINGS

+V <sub>CC</sub> .....	0 to +18V
-V <sub>CC</sub> to ACOM .....	0 to -18V
V <sub>DD</sub> to DCOM .....	0 to +7V
V <sub>DD</sub> to ACOM .....	±7V
ACOM to DCOM .....	±7V
Digital Inputs to DCOM .....	-0.4V to +18V
External Voltage Applied to 10V Range Resistor .....	±12V
REF OUT .....	Indefinite short to ACOM
External Voltage Applied to DAC Output .....	-5V to +5V
Storage Temperature .....	-65°C to +150°C
Junction Temperature .....	+175°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



## PACKAGING

DAC811 dice are visually inspected to MIL-STD-883, method 2010, Test Condition B and are shipped in sealed carriers.

## ORDERING INFORMATION

Basic model number \_\_\_\_\_ DAC811 J D  
 Grade/temperature range \_\_\_\_\_ J = 0°C to 70°C  
 Package code \_\_\_\_\_ D = die

## TIMING DIAGRAMS



## TIMING SPECIFICATIONS

Digital Interface Timing	
$T_{WP}$ , $\overline{WR}$ pulse width (min)	50ns
$T_{AW1}$ , $\overline{N_A}$ and $\overline{LDAC}$ valid to end of $\overline{WR}$ (min)	50ns
$T_{DW}$ , data valid to end of $\overline{WR}$ (min)	80ns
$T_{DM}$ , data valid hold time (min)	0ns

## OPERATION

DAC811 is a complete single IC chip 12-bit D/A converter. The chip contains a 12-bit D/A converter, voltage reference, output amplifier, and microcomputer-compatible input logic as shown in Figure 1.




FIGURE 1. DAC811 Block Diagram.

## INTERFACE LOGIC

Input latches A, B, and C hold data temporarily while a complete 12-bit word is assembled before loading into the D/A register. This double-buffered organization prevents the generation of spurious analog output values. Each register is independently addressable.

These input latches are controlled by  $N_A$ ,  $N_B$ ,  $N_C$  and  $\overline{WR}$ .  $N_A$ ,  $N_B$ , and  $N_C$  are internally NORed with  $\overline{WR}$  so that the input latches transmit data when both  $N_A$  (or  $N_B$ ,  $N_C$ ) and  $\overline{WR}$  are at logic "0". When either  $N_A$  (or  $N_B$ ,  $N_C$ ) or  $\overline{WR}$  go to logic "1", the input data is latched into the input registers and held until both  $N_A$  (or  $N_B$ ,  $N_C$ ) and  $\overline{WR}$  go to logic "0".

The D/A latch is controlled by  $\overline{LDAC}$  and  $\overline{WR}$ .  $\overline{LDAC}$  and  $\overline{WR}$  are internally NORed so that the latches transmit data to the D/A switches when both  $\overline{LDAC}$  and  $\overline{WR}$  are at logic "0". When either  $\overline{LDAC}$  or  $\overline{WR}$  are at logic "1", the data is latched in the D/A latch and held until  $\overline{LDAC}$  and  $\overline{WR}$  go to logic "0".

All latches are level-triggered. Data present when the control signals are logic "0" will enter the latch. When any one of the control signals returns to logic "1", the data is latched. A truth table for all latches is given in Table I.

## GAIN AND OFFSET ADJUSTMENTS

Figures 2 and 3 illustrate the relationship of Offset and Gain adjustments to unipolar and bipolar D/A converter output.

TABLE I. DAC811 Interface Logic Truth Table.

$\overline{WR}$	$N_A$	$N_B$	$N_C$	$\overline{LDAC}$	OPERATION
1	X	X	X	X	No Operation
0	0	1	1	1	Enables Input Latch 4MSB's
0	1	0	1	1	Enables Input Latch 4 Middle Bits
0	1	1	0	1	Enables Input Latch 4 LSB's
0	1	1	1	0	Loads D/A Latch From Input Latches
0	0	0	0	0	All Latches Transparent

"X" = Don't Care.




FIGURE 2. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter




FIGURE 3. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

## OFFSET ADJUSTMENT

For unipolar (USB) configurations, apply the digital input code that should produce zero voltage output and adjust the Offset potentiometer for zero output. For bipolar (BOB, BTC) configurations, apply the digital input code that should produce the maximum negative output voltage and adjust the Offset potentiometer for minus full scale voltage. Example: If the Full Scale Range is connected for 20V, the maximum negative output voltage is -10V. See Table II for corresponding codes.

## GAIN ADJUSTMENT

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the Gain potentiometer for this positive full scale voltage. See Table II for positive full scale voltages.

TABLE II. Digital Input/Analog Output,  $\pm V_{CC} = \pm 15V$ .

DIGITAL INPUT	ANALOG OUTPUT VOLTAGE		
	0 to +10V	$\pm 5V$	$\pm 10V$
12-Bit Resolution			
MSB			
LSB			
111111111111	+9.9976V	+4.9976V	+9.9951V
100000000000	+5.0000V	0.0000V	0.0000V
011111111111	+4.9976V	-0.0024V	-0.0049V
000000000000	0.0000V	-5.0000V	-10.0000V
1LSB	2.44mV	2.44mV	4.88mV

### $\pm 12V$ OPERATION

The DAC811 is fully specified for operation on  $\pm 12V$  power supplies. However, in order for the output to swing to  $\pm 10V$ , the power supplies must be  $\pm 13.5V$  or greater. When operating with  $\pm 12V$  supplies, the output swing should be restricted to  $\pm 8V$  in order to meet specifications.

### LOGIC INPUT COMPATIBILITY

The DAC811 digital inputs are TTL, LSTTL, and 54/74HC CMOS-compatible over the operating range of  $V_{DD}$ . The input switching threshold remains at the TTL threshold over the supply range.

The logic input current over temperature is low enough to permit driving the DAC811 directly from the outputs of 4000B 54/74C CMOS devices.

## INSTALLATION

### POWER SUPPLY CONNECTIONS

Decoupling: For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram, Figure 4. These capacitors ( $1\mu F$  to  $10\mu F$  tantalum recommended) should be located close to the DAC811.




FIGURE 4. Power Supply, Gain, and Offset Potentiometer Connections.

The DAC811 features separate digital and analog power supply returns to permit optimum connections for low noise and high speed performance. The Analog Common (pad 23) and Digital Common (pad 15) should be connected together at one point. Separate returns minimize current flow in low level signal paths if properly connected. Logic return currents are not added into the analog signal return path. A  $\pm 0.5V$  difference between ACOM and DCOM is permitted for specified operation. High frequency noise on DCOM with respect to ACOM may permit noise to be coupled through to the analog output, therefore, some caution is required in applying these common connections. The Analog Common is the high quality return for the D/A converter and should be connected directly to the analog reference point of the system. The load driven by the output amplifier should be returned to the Analog Common.

### EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and Gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in Figure 4. TCR of the potentiometers should be  $100\text{ppm}/^\circ\text{C}$  or less. The  $1.0M\Omega$  and  $3.9M\Omega$  resistors (20% tolerance or better) should be located close to the DAC811 to prevent noise pickup. If it is not convenient to use these high value resistors, an equivalent "T" network, as shown in Figure 5; may be substituted in each case. The Gain Adjust is a high impedance point and a  $0.001\mu F$  to  $0.01\mu F$  ceramic capacitor should be connected from this pin to Analog Common to reduce noise pickup in all applications, including those not employing external gain adjustment.




FIGURE 5. Equivalent Resistances.

### OUTPUT RANGE CONNECTIONS

Internal scaling resistors provided in the DAC811 may be connected to produce bipolar output voltage ranges of  $\pm 10V$  and  $\pm 5V$  or unipolar output voltage range of 0 to +10V. The 20V range ( $\pm 10V$  bipolar range) is internally connected. Refer to Figure 6. Connections for the output ranges are listed in Table III.






FIGURE 6. Output Amplifier Voltage Range Scaling Circuit.

TABLE III. Output Range Connections.

Output Range	Digital Input Codes	Connect Pin 25 To	Connect Pin 27 To
0 to +10V	USB	24	23
±5V	BOB or BTC	24	26
±10V	BOB or BTC	NC	26



# DAC7700 DIE

## Current Output 16-BIT DIGITAL-TO-ANALOG CONVERTER DIE


### DESCRIPTION

The DAC7700KD is complete 16-bit digital-to-analog converter that includes a precision buried-zener voltage reference on one small monolithic chip. A combination of current-switch design techniques accomplishes not only 14-bit monotonicity over the entire specified temperature range but also

a maximum end-point linearity error of  $\pm 0.003\%$  of full-scale range.

Digital inputs are complementary binary coded and are TTL-, LSTTL-, 54/74C- and 54/74HC-compatible over the entire temperature range. Outputs of 0 to  $-2\text{mA}$  and  $\pm 1\text{mA}$  are available.

### DIE TOPOGRAPHY



Pad	Function	Pad	Function
1	Bit 1 (MSB) Input	16	Bit 15 Input
2	Bit 2 Input	17	Bit 16 Input
3	Bit 3 Input	18	$R_{FB} - 10\text{k}\Omega$
4	Bit 4 Input	19	No Connection
5	Bit 5 Input	20	$R_{FB} - 10\text{k}\Omega$
6	Bit 6 Input	21	+5V Supply
7	Bit 7 Input	22	Digital Ground
8	Bit 8 Input	23	Analog Ground
9	Bit 9 Input	24	Current Output
10	Bit 10 Input	25	Bipolar Offset
11	Bit 11 Input	26	Gain Adjust
12	Bit 12 Input	27	+15V Supply
13	-15V Supply	28	Reference Output
14	Bit 13 Input	29	-15V Supply
15	Bit 14 Input	30	Zener test point. Do not use.

Die size:  $153 \times 120$  mils  
 Bonding pad size:  $4 \times 4$  mils  
 Backside Contact: Gold (Must be connected to  $-V_{CC}$ )

# SPECIFICATIONS

## ELECTRICAL PROBE LIMITS <sup>(1)</sup>

At  $T_A = +25^\circ\text{C}$  and  $\pm V_{CC} = 15\text{V}$ ,  $V_{DD} = +5\text{V}$  unless otherwise noted.

MODEL		DAC7700KD			UNITS
PARAMETER	MIN	TYP	MAX		
<b>INPUT</b>					
<b>DIGITAL INPUT</b>					
Resolution			16		Bits
Digital Inputs					
$V_{IH}$	+2.4		$+V_{CC}$		V
$V_{IL}$	-1.0		+0.8		V
$I_{IH}, V_i = +2.7\text{V}$			+4.0		$\mu\text{A}$
$I_{IL}, V_i = +0.4\text{V}$		-0.35	-0.5		$\text{mA}$
<b>TRANSFER CHARACTERISTICS</b>					
<b>ACCURACY <sup>(2)</sup></b>					
Linearity Error <sup>(3)</sup>		$\pm 0.0015$	$\pm 0.003$		% of FSR <sup>(4)</sup>
Differential Linearity Error <sup>(3)</sup>		$\pm 0.003$	$\pm 0.006$		% of FSR
Gain Error <sup>(5)</sup>		$\pm 0.07$	$\pm 0.15$		%
Zero Error <sup>(6)</sup>		+1	+2		$\mu\text{A}$
Monotonicity	14	15			Bits
<b>OUTPUT</b>					
Unipolar (CSB Code) <sup>(8)</sup>		0 to -2			$\text{mA}$
Output Impedance <sup>(8)</sup>		4			$\text{k}\Omega$
Bipolar (COB Code) <sup>(8)</sup>		$\pm 1$			$\text{mA}$
Output Impedance <sup>(8)</sup>		2.45			$\text{k}\Omega$
Compliance Voltage		$\pm 2.5$			V
<b>REFERENCE VOLTAGE</b>					
Voltage	+6.0	+6.3	+6.6		V
Source Current Available for External Loads		+2.5			$\text{mA}$
<b>POWER SUPPLY REQUIREMENTS</b>					
Voltage:					
$+V_{CC}$	11.4	15	16.5		V
$-V_{CC}$	11.4	15	16.5		V
$V_{DD}$	+4.5	+5	+16.5		V
Current (no load)					
$+V_{CC}$		+10	+25		$\text{mA}$
$-V_{CC}$		-13	-25		$\text{mA}$
$V_{DD}$			+8		$\text{mA}$
Power Dissipation ( $V_{DD} = +5.0\text{V}$ ) <sup>(9)</sup>		365	790		$\text{mW}$
<b>TEMPERATURE RANGE</b>					
Specification:	0		70		$^\circ\text{C}$

## PERFORMANCE CHARACTERISTICS

Parameters included are for design information and are not guaranteed or subject to test.

PARAMETER	MIN	TYP	MAX	UNITS
<b>DRIFT</b> (over specification temperature range)				
Total Error				
Over Temperature Range (all models) <sup>(10)</sup>		$\pm 0.08$	$\pm 0.15$	% of FSR
Total Full Scale Drift:				
Unipolar models		$\pm 10$	$\pm 30$	ppm of FSR/ $^\circ\text{C}$
Bipolar models		$\pm 10$	$\pm 25$	ppm of FSR/ $^\circ\text{C}$
Gain Drift (all models)		$\pm 10$	$\pm 25$	ppm/ $^\circ\text{C}$
Zero Drift:				
Unipolar models		$\pm 2.5$	$\pm 5$	ppm of FSR/ $^\circ\text{C}$
Bipolar models		$\pm 5$	$\pm 12$	ppm of FSR/ $^\circ\text{C}$
Differential Linearity				
Over Temp. <sup>(3)</sup>			+0.009, -0.006	% of FSR
Linearity Error				
Over Temp. <sup>(3)</sup>			$\pm 0.006$	% of FSR

## PERFORMANCE CHARACTERISTICS (CONT)

PARAMETER	MIN	TYP	MAX	UNITS
Reference Temperature Coefficient			25	ppm/ $^\circ\text{C}$
<b>SETTLING TIME</b> (to $\pm 0.003\%$ of FSR) <sup>(7)</sup> Full Scale Step (2mA), 10 to 100 $\Omega$ load 1k $\Omega$ load		350 1	1000 3	nsec $\mu\text{sec}$

NOTES: (1) All dice are 100% probe tested and guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units. (2) DAC7700KD is specified and tested with an external output operational amplifier connected using the internal feedback resistor in all parameters except settling time. (3)  $\pm 0.0015\%$  of full-scale range is equivalent to 1LSB in 16-bit resolution.  $\pm 0.003\%$  of full-scale range is equivalent to 1LSB in 15-bit resolution.  $\pm 0.006\%$  of full-scale range is equivalent to 1LSB in 14-bit resolution. (4) FSR means full-scale range and is 20V for the  $\pm 10\text{V}$  range, 10V for the 0 to  $+10\text{V}$  range. FSR is 2mA for the  $\pm 1\text{mA}$  range and the 0 to  $+2\text{mA}$  range. (5) Adjustable to zero with external trim potentiometer. Adjusting the gain potentiometer rotates the transfer function around the zero point. (6) Error at input code FFFF<sub>H</sub> for CSB operation, 7FFF<sub>H</sub> for COB operation. (7) Maximum represents the  $3\sigma$  limit. Not 100% tested for this parameter. (8) Tolerance on output impedance and output current is  $\pm 30\%$ . (9) Power dissipation is an additional 40mW when  $V_{DD}$  is operated at  $+15\text{V}$ . (10) With gain and zero errors adjusted to zero at  $+25^\circ\text{C}$ .

## ABSOLUTE MAXIMUM RATINGS

$+V_{CC}$ to Common	0V, $+18\text{V}$
$-V_{CC}$ to Common	0V, $-18\text{V}$
$V_{DD}$ to Common	0V, $+18\text{V}$
Digital Data Inputs to Common	$-1\text{V}$ , $+18\text{V}$
Reference Out to Common	Indefinite Short to Common
External Voltage Applied to R <sub>e</sub>	$\pm 18\text{V}$
Power Dissipation	1000mW
Storage Temperature	$-60^\circ\text{C}$ to $+150^\circ\text{C}$

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## PACKAGING

DAC7700 dice are visually inspected to MIL-STD-883, Method 2010, Test Condition B, and are shipped in sealed carriers.

## ORDERING INFORMATION

DAC7700 K D

Basic Model Number \_\_\_\_\_

Grade/Temperature Range \_\_\_\_\_  
K =  $0^\circ\text{C}$  to  $+70^\circ\text{C}$

Package Code \_\_\_\_\_  
D = Die

## OPERATING INSTRUCTIONS

### POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram.  $1\mu\text{F}$  tantalum capacitors should be located close to the D/A converter.

## EXTERNAL ZERO AND GAIN ADJUSTMENT

Zero and gain may be trimmed by installing external zero and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be 100ppm/°C or less. The 3.9MΩ and 270kΩ resistors ( $\pm 20\%$  carbon or better) should be located close to the D/A converter to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 1, may be substituted in place of the 3.9MΩ part. A 0.001μF to 0.01μF ceramic capacitor may be needed from Gain Adjust to Common to reduce noise pickup. Refer to Figures 2 and 3 for the relationship of zero and gain adjustments to unipolar and bipolar D/A converters.

### Zero Adjustment

For unipolar (CSB) configurations, apply the digital input code that produces zero voltage or zero current output and adjust the zero potentiometer for zero output.

For bipolar (COB) configurations, apply the digital input code that produces zero output voltage or current. See Table I for corresponding codes and the Connection Diagram, Figure 4, for zero adjustment circuit connections. Zero calibration should be made before gain calibration.




FIGURE 1. Equivalent Resistances.




FIGURE 2. Relationship of Zero and Gain Adjustments for Unipolar D/A Converters.




FIGURE 3. Relationship of Zero and Gain Adjustments for Bipolar D/A Converters.

TABLE I. Digital Input and Analog Output Relationships.

CURRENT OUTPUT MODES								Units		
Digital Input Code	Analog Output									
	Unipolar, 0 to -2mA			Bipolar, $\pm 1$ mA						
	16-bit	15-bit	14-bit	16-bit	15-bit	14-bit				
One LSB	0.031	0.061	0.122	0.031	0.061	0.122	$\mu$ A			
0000 <sub>H</sub>	-1.99997	-1.99994	-1.99988	-0.99997	-0.99994	-0.99988	mA			
FFFF <sub>H</sub>	0	0	0	+1.00000	+1.00000	+1.00000	mA			
7FFF <sub>H</sub>	-1.00000	-1.00000	-1.00000	0	0	0	mA			
VOLTAGE OUTPUT MODES (WITH EXTERNAL OP-AMP)								Units		
Digital Input Code	Analog Output									
	Unipolar, 0 to +10V			Bipolar, $\pm 10$ V			Bipolar, $\pm 5$ V			
	16-bit	15-bit	14-bit	16-bit	15-bit	14-bit	16-bit	15-bit	14-bit	
One LSB	153	305	610	305	610	1224	153	305	610	$\mu$ V
0000 <sub>H</sub>	+9.99985	+9.99969	+9.99939	+9.99960	+9.99939	+9.99878	+4.99985	+4.99969	+4.99939	V
FFFF <sub>H</sub>	0	0	0	-10.0000	-10.0000	-10.0000	-5.0000	-5.0000	-5.0000	V
7FFF <sub>H</sub>	+5.00000	+5.00000	+5.00000	0	0	0	0	0	0	V




FIGURE 4. Connection Diagram.

### Gain Adjustment

Apply the digital input that gives the maximum positive output voltage. Adjust the gain potentiometer for this positive full scale voltage. See Table I for positive full scale voltages and Figure 4 for gain adjustment circuit connections.

## INSTALLATION CONSIDERATIONS

This D/A converter family is laser-trimmed to 14-bit linearity. The design of the device makes the 16-bit resolution available. If 16-bit resolution is not required, bit 15 and bit 16 should be connected to V<sub>DD</sub> through a single 1kΩ resistor.

Due to the extremely-high resolution and linearity of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter connected for a +10V full-scale range, 1LSB is 153μV. With a load current of 5mA, series wiring and connector resistance of only 30mΩ will cause the output to be in error by 1LSB. To understand what this means in terms of a system layout, the resistance of #23 wire is about 0.021Ω/ft. Neglecting contact resistance, less than 18 inches of wire will produce a 1LSB error in the analog output voltage!

In Figures 5 and 6, lead and contact resistances are represented by R<sub>1</sub> through R<sub>5</sub>. As long as the load resistance R<sub>L</sub> is constant, R<sub>2</sub> simply introduces a gain error and can be removed during initial calibration. R<sub>3</sub> is part of R<sub>L</sub>, if the output voltage is sensed at Common, and therefore introduces no error. If R<sub>L</sub> is variable, then R<sub>2</sub>

should be less than R<sub>Lmin</sub>/2<sup>15</sup> to reduce voltage drops due to wiring to less than 1LSB. For example, if R<sub>Lmin</sub> is 5kΩ, then R<sub>2</sub> should be less than 0.08Ω. R<sub>L</sub> should be located




FIGURE 5. Preferred External Op Amp Configuration.




FIGURE 6. Differential Sensing Output Op Amp Configuration.

as close as possible to the D/A converter for optimum performance. The effect of  $R_4$  is negligible.

In many applications it is impractical to sense the output voltage at the common pad. Sensing the output voltage at the system ground point is permissible with the DAC7700 because the D/A converter is designed to have a constant return current of approximately 2mA flowing from Common. The variation in this current is under 20 $\mu$ A (with changing input codes), therefore  $R_4$  can be as

large as 3 $\Omega$  without adversely affecting the linearity of the D/A converter. The voltage drop across  $R_4$  ( $R_4 \times 2$ mA) appears as a zero error and can be removed with the zero calibration adjustment. This alternate sensing point (the system ground point) is shown in Figures 5 and 6.

Figures 5 and 6 show two methods of connecting the current output model DAC7700 with external precision output op amps. By sensing the output voltage at the load resistor (i.e., by connecting  $R_f$  to the output of  $A_1$  at  $R_L$ ), the effect of  $R_1$  and  $R_2$  is greatly reduced.  $R_1$  will cause a gain error but is independent of the value of  $R_L$  and can be eliminated by initial calibration adjustments. The effect of  $R_2$  is negligible because it is inside the feedback loop of the output op amp and is therefore greatly reduced by the loop gain.

If the output cannot be sensed at Common or the system ground point as mentioned above, the differential output circuit shown in Figure 6 is recommended. In this circuit the output voltage is sensed at the load common and not at the D/A converter common as in the previous circuits. The value of  $R_6$  and  $R_7$  must be adjusted for maximum common-mode rejection at  $R_L$ . Note that if  $R_3$  is negligible, the circuit of Figure 6 can be reduced to the one shown in Figure 5. Again the effect of  $R_4$  is negligible.

The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key concept in elimination of RF radiation or pickup is loop area; therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a single lead and its return conductor are wired close together, they present a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.



# DAC7701 DIE

## Voltage Output 16-BIT DIGITAL-TO-ANALOG CONVERTER DIE


### DESCRIPTION

The DAC7701KD is a complete 16-bit digital-to-analog converter that includes a precision buried-zener voltage reference and a low-noise, fast-settling output operational amplifier (voltage output models), all on one small monolithic chip. A combination of current-switch design techniques accomplishes not only 14-bit monotonicity over the entire

specified temperature range but also a maximum end-point linearity error of  $\pm 0.003\%$  of full-scale range.

Digital inputs are complementary binary coded and are TTL-, LSTTL-, 54/74C- and 54/74HC-compatible over the entire temperature range. Outputs of 0 to +10V and  $\pm 10V$  are available.

### DIE TOPOGRAPHY



Pad	Function	Pad	Function
1	Bit 1 (MSB) Input	16	Bit 15 Input
2	Bit 2 Input	17	Bit 16 Input
3	Bit 3 Input	18	$R_{FB} - 10k\Omega$
4	Bit 4 Input	19	Voltage Output
5	Bit 5 Input	20	$R_{FB} - 10k\Omega$
6	Bit 6 Input	21	+5V Supply
7	Bit 7 Input	22	Digital Ground
8	Bit 8 Input	23	Analog Ground
9	Bit 9 Input	24	Current Output
10	Bit 10 Input	25	Bipolar Offset
11	Bit 11 Input	26	Gain Adjust
12	Bit 12 Input	27	+15V Supply
13	-15V Supply	28	Reference Output
14	Bit 13 Input	29	-15V Supply
15	Bit 14 Input	30	Zener test point. Do not use.

Die size: 153 × 120 mils  
 Bonding pad size: 4 × 4 mils  
 Backside Contact: Gold (Must be connected to  $-V_{CC}$ )

# SPECIFICATIONS

## ELECTRICAL PROBE LIMITS

At  $T_A = +25^\circ\text{C}$  and  $\pm V_{CC} = 15\text{V}$ ,  $V_{DD} = +5\text{V}$  unless otherwise noted.

MODEL	DAC7701KD			UNITS
	MIN	TYP	MAX	
<b>INPUT</b>				
<b>DIGITAL INPUT</b>				
Resolution			16	Bits
Digital Inputs				
$V_{IH}$	+2.4		+ $V_{CC}$	V
$V_{IL}$	-1.0		+0.8	V
$I_{IH}, V_i = +2.7\text{V}$			+40	$\mu\text{A}$
$I_{IL}, V_i = +0.4\text{V}$		-0.35	-0.5	$\text{mA}$
<b>TRANSFER CHARACTERISTICS</b>				
<b>ACCURACY</b>				
Linearity Error <sup>(2)</sup>		$\pm 0.0015$	$\pm 0.003$	% of FSR <sup>(3)</sup>
Differential Linearity Error <sup>(2)</sup>		$\pm 0.003$	$\pm 0.006$	% of FSR
Gain Error <sup>(4)</sup>		$\pm 0.07$	$\pm 0.15$	%
Zero Error <sup>(3), (5)</sup>		$\pm 10$	$\pm 20$	mV
Monotonicity	14	15		Bits
<b>OUTPUT</b>				
Unipolar (CSB Code)		0 to +10		V
Bipolar (COB Code)		$\pm 10$		V
Output Current		$\pm 5$		$\text{mA}$
Output Impedance		0.15		$\Omega$
Short Circuit to Common Duration		Indefinite		
<b>REFERENCE VOLTAGE</b>				
Voltage	+6.0	+6.3	+6.6	V
Source Current Available for External Loads		+2.5		$\text{mA}$
<b>POWER SUPPLY REQUIREMENTS</b>				
Voltage:				
+ $V_{CC}$	11.4	15	16.5	V
- $V_{CC}$	11.4	15	16.5	V
$V_{DD}$	+4.5	+5	+16.5	V
Current (no load)				
+ $V_{CC}$		+16	+30	$\text{mA}$
- $V_{CC}$		-18	-30	$\text{mA}$
$V_{DD}$		+4	+8	$\text{mA}$
Power Dissipation ( $V_{DD} = +5.0\text{V}$ ) <sup>(6)</sup>		530	940	$\text{mW}$
<b>TEMPERATURE RANGE</b>				
Specification:	0		70	$^\circ\text{C}$

## PERFORMANCE CHARACTERISTICS

Parameters included are for design information and are not guaranteed or subject to test.

PARAMETER	MIN	TYP	MAX	UNITS
<b>DRIFT</b> (over specification temperature range)				
Total Error Over Temperature Range (all models) <sup>(9)</sup>		$\pm 0.08$	$\pm 0.15$	% of FSR
Total Full Scale Drift:				
Unipolar models		$\pm 10$	$\pm 30$	ppm of FSR/ $^\circ\text{C}$
Bipolar models		$\pm 10$	$\pm 25$	ppm of FSR/ $^\circ\text{C}$
Gain Drift (all models)		$\pm 10$	$\pm 25$	ppm/ $^\circ\text{C}$
Zero Drift:				
Unipolar models		$\pm 2.5$	$\pm 5$	ppm of FSR/ $^\circ\text{C}$
Bipolar models		$\pm 5$	$\pm 12$	ppm of FSR/ $^\circ\text{C}$
Differential Linearity Over Temp. <sup>(2)</sup>			+0.009, -0.006	% of FSR

## PERFORMANCE CHARACTERISTICS (CONT)

PARAMETER	MIN	TYP	MAX	UNITS
Linearity Error Over Temp. <sup>(2)</sup>			$\pm 0.006$	% of FSR
Reference Temperature Coefficient			25	ppm/ $^\circ\text{C}$
<b>SETTLING TIME</b> (to $\pm 0.003\%$ of FSR) <sup>(6)</sup>				
Full Scale Step				
2k $\Omega$ load		4	8	$\mu\text{sec}$
1LSB Step at Worst-Case Code <sup>(7)</sup>		2.5		$\mu\text{sec}$
Slew Rate		10		V/ $\mu\text{sec}$

NOTES: (1) All dice are 100% probe tested and guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units. (2)  $\pm 0.0015\%$  of full-scale range is equivalent to 1LSB in 16-bit resolution.  $\pm 0.003\%$  of full-scale range is equivalent to 1LSB in 15-bit resolution.  $\pm 0.006\%$  of full-scale range is equivalent to 1LSB in 14-bit resolution. (3) FSR means full-scale range and is 20V for the  $\pm 10\text{V}$  range, 10V for the 0 to +10V range, FSR is 2mA for the  $\pm 1\text{mA}$  range and the 0 to +2mA range. (4) Adjustable to zero with external trim potentiometer. Adjusting the gain potentiometer rotates the transfer function around the zero point. (5) Error at input code FFFF<sub>H</sub> for CSB operation, 7FFF<sub>H</sub> for COB operation. (6) Maximum represents the 3 $\sigma$  limit. Not 100% tested for this parameter. (7) At the major carry, 7FFF<sub>H</sub> to 8000<sub>H</sub> and 8000<sub>H</sub> to 7FFF<sub>H</sub>. (8) Power dissipation is an additional 40mW when  $V_{DD}$  is operated at +15V. (9) With gain and zero errors adjusted to zero at +25 $^\circ\text{C}$ .

## ABSOLUTE MAXIMUM RATINGS

+ $V_{CC}$ to Common	0V, +18V
- $V_{CC}$ to Common	0V, -18V
$V_{DD}$ to Common	0V, +18V
Digital Data Inputs to Common	-1V, +18V
Reference Out to Common	Indefinite Short to Common
External Voltage Applied to $R_F$	$\pm 18\text{V}$
External Voltage Applied to D/A Output	-5V to +5V
$V_{OUT}$	Indefinite Short to Common
Power Dissipation	1000mW
Storage Temperature	-60 $^\circ\text{C}$ to +150 $^\circ\text{C}$

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## PACKAGING

DAC7701KD dice are visually inspected to MIL-STD-883, Method 2010, Test Condition B, and are shipped in sealed carriers.

## ORDERING INFORMATION

DAC7701 K D

Basic Model Number \_\_\_\_\_

Grade/Temperature Range \_\_\_\_\_  
K = 0 $^\circ\text{C}$  to +75 $^\circ\text{C}$

Package Code \_\_\_\_\_  
D = Die

## OPERATING INSTRUCTIONS

### POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. 1 $\mu\text{F}$  tantalum capacitors should be located close to the D/A converter.



## EXTERNAL ZERO AND GAIN ADJUSTMENT

Zero and gain may be trimmed by installing external zero and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be 100ppm/°C or less. The 3.9M $\Omega$  and 270k $\Omega$  resistors ( $\pm 20\%$  carbon or better) should be located close to the D/A converter to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 1, may be substituted in place of the 3.9M $\Omega$  part. A 0.001 $\mu$ F to 0.01 $\mu$ F ceramic capacitor may be needed from Gain Adjust to Common to reduce noise pickup. Refer to Figures 2 and 3 for the relationship of zero and gain adjustments to unipolar and bipolar D/A converters.

### Zero Adjustment

For unipolar (CSB) configurations, apply the digital input code that produces zero voltage or zero current output and adjust the zero potentiometer for zero output.

For bipolar (COB) configurations, apply the digital input code that produces zero output voltage or current. See Table I for corresponding codes and the Connection Diagram, Figure 4, for zero adjustment circuit connections. Zero calibration should be made before gain calibration.




FIGURE 1. Equivalent Resistances.




FIGURE 2. Relationship of Zero and Gain Adjustments for Unipolar D/A Converters.




FIGURE 3. Relationship of Zero and Gain Adjustments for Bipolar D/A Converters.

TABLE I. Digital Input and Analog Output Relationships.

Digital Input Code	VOLTAGE OUTPUT MODES									Units
	Analog Output									
	Unipolar, 0 to +10V			Bipolar, $\pm 10V$			Bipolar, $\pm 5V$			
	16-bit	15-bit	14-bit	16-bit	15-bit	14-bit	16-bit	15-bit	14-bit	
One LSB	153	305	610	305	610	1224	153	305	610	$\mu V$
0000 <sub>H</sub>	+9.99985	+9.99969	+9.99939	+9.99960	+9.99939	+9.99878	+4.99985	+4.99969	+4.99939	V
FFFF <sub>H</sub>	0	0	0	-10.0000	-10.0000	-10.0000	-5.0000	-5.0000	-5.0000	V
7FFF <sub>H</sub>	+5.00000	+5.00000	+5.00000	0	0	0	0	0	0	V




FIGURE 4. Connection Diagram.

### Gain Adjustment

Apply the digital input that gives the maximum positive output voltage. Adjust the gain potentiometer for this positive full scale voltage. See Table I for positive full scale voltages and Figure 4 for gain adjustment circuit connections.

## INSTALLATION CONSIDERATIONS

This D/A converter family is laser-trimmed to 14-bit linearity. The design of the device makes the 16-bit resolution available. If 16-bit resolution is not required, bit 15 and bit 16 should be connected to V<sub>DD</sub> through a single 1kΩ resistor.

Due to the extremely-high resolution and linearity of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter connected for a +10V full-scale range, 1LSB is 153μV. With a load current of 5mA, series wiring and connector resistance of only 30mΩ will cause the output to be in error by 1LSB. To understand what this means in terms of a system layout, the resistance of #23 wire is about 0.021Ω/ft. Neglecting contact resistance, less than 18 inches of wire will produce a 1LSB error in the analog output voltage!

In Figure 5, lead and contact resistances are represented by R<sub>1</sub> through R<sub>3</sub>. As long as the load resistance R<sub>L</sub> is constant, R<sub>1</sub> simply introduces a gain error and can be removed during initial calibration. R<sub>2</sub> is part of R<sub>L</sub>, if the output voltage is sensed at Common, and therefore introduces no error. If R<sub>L</sub> is variable, then R<sub>1</sub> should be less than R<sub>Lmin</sub>/2<sup>16</sup> to reduce voltage drops due to wiring

to less than 1LSB. For example, if R<sub>Lmin</sub> is 5kΩ, then R<sub>1</sub> should be less than 0.08Ω. R<sub>L</sub> should be located as close as possible to the D/A converter for optimum performance. The effect of R<sub>3</sub> is negligible.




FIGURE 5. Output Circuit for Voltage Models.

In many applications it is impractical to sense the output voltage at the common pad. Sensing the output voltage at the system ground point is permissible with the DAC7701 because the D/A converter is designed to have a constant return current of approximately 2mA flowing from Common. The variation in this current is under 20 $\mu$ A (with changing input codes), therefore  $R_3$  can be as large as 3 $\Omega$  without adversely affecting the linearity of the D/A converter. The voltage drop across  $R_3$  ( $R_3 \times 2\text{mA}$ ) appears as a zero error and can be removed with the zero calibration adjustment. This alternate sensing

point (the system ground point) is shown in Figure 5.

The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key concept in elimination of RF radiation or pickup is loop area; therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a single lead and its return conductor are wired close together, they present a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.



# INA101 DIE


## Very-High Accuracy INSTRUMENTATION AMPLIFIER DIE

### DESCRIPTION

The INA101 is a high accuracy, monolithic instrumentation amplifier. It consists of three precision operational amplifiers featuring a laser-trimmed thin-film resistor network. High input impedance,

low noise, very-low drift, and high accuracy give outstanding performance in demanding instrumentation applications.

DIE TOPOGRAPHY



Pad	Function	Pad	Function
1	Output	8	A <sub>1</sub> Output
2A	+V <sub>CC</sub>	9	A <sub>2</sub> Output
2B	+V <sub>CC</sub>	10	Gain Set A <sub>2</sub>
3	-Input	11	Gain Sense A <sub>2</sub>
4	Gain Sense A <sub>1</sub>	12	+Input
5	Gain Set A <sub>1</sub>	13A	-V <sub>CC</sub>
6	V <sub>OS</sub> Trim A <sub>1</sub>	13B	-V <sub>CC</sub>
7	V <sub>OS</sub> Trim A <sub>1</sub>	14	Common

Die Size: 120 × 106 mils  
 Bonding Pad Size: 5 × 5 mils  
 Backside Contact: Gold  
 \*Do Not Connect

NOTES: (1) The back of the die should not be used for the -V<sub>CC</sub> connection. (2) Bond from either pad 13A or pad 13B to -V<sub>CC</sub>. (3) Bond from pad 2A and pad 2B separately to +V<sub>CC</sub>.

International Airport Industrial Park · P.O. Box 11400 · Tucson, Arizona 85734 · Tel. (602) 746-1111 · Twx: 910-952-1111 · Cable: BBRCORP · Telex: 66-6491

# SPECIFICATIONS

## ELECTRICAL PROBE LIMITS<sup>(1)</sup>

At  $T_{DIE} = +45^{\circ}\text{C}$  and  $\pm V_{CC} = 15\text{V}$  unless otherwise specified.<sup>(2)</sup>


PARAMETER	CONDITIONS	INA101AD			UNITS
		MIN	TYP	MAX	
<b>GAIN EQUATION</b>	Gain = $1 + (40k/R_o)$				
<b>GAIN ERROR</b>	Gain = 1 Gain = 10 Gain = 100 Gain = 1000			$\pm 0.1$ $\pm 0.2$ $\pm 0.25$ $\pm 0.5$	% of FS % of FS % of FS % of FS
<b>RATED OUTPUT</b> Voltage Current	$V_o = \pm 10\text{V}$	$\pm 10$ $\pm 5$			V mA
<b>OFFSET</b> Input Stage vs Temperature vs Supply (PSR) Output Stage vs Temperature	G = 1000 G = 1000 G = 1	90		$\pm 100$ $\pm 4$ $\pm 600$ $\pm 30$	$\mu\text{V}$ $\mu\text{V}/^{\circ}\text{C}$ dB $\mu\text{V}$ $\mu\text{V}/^{\circ}\text{C}$
<b>INPUT BIAS CURRENT</b>				$\pm 30$	nA
<b>COMMON-MODE REJECTION</b>	$V_{IN} = \pm 10\text{VDC}$ G = 1 DC G = 1000	76 100			dB dB
<b>POWER SUPPLY</b> Voltage Current	Derated $I_o = 0\text{mADC}$	$\pm 5$		$\pm 18$ $\pm 8.5$	V mA

NOTES: (1) All dice are 100% probe tested and are guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units. (2)  $+45^{\circ}\text{C}$  is used to simulate die temperature of an assembled part at ambient temperature of  $+25^{\circ}\text{C}$ .

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage .....	$\pm 18\text{V}$
Input Voltage Range .....	$\pm V_{CC}$
Differential Input Voltage .....	$\pm V_{CC}$
Storage Temperature Range .....	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Output Short-Circuit Duration .....	Continuous
Junction Temperature .....	$+150^{\circ}\text{C}$

### ORDERING INFORMATION



### PACKAGING

INA101 dice are visually inspected to MIL-STD-883, Method 2010, Test Condition B and are shipped in sealed carriers.



# INA102 DIE


## Low Power High Accuracy INSTRUMENTATION AMPLIFIER DIE

### DESCRIPTION

The INA102 is a high accuracy, monolithic instrumentation amplifier designed for signal conditioning applications where low quiescent power is desired. On-chip laser-trimmed thin-film resistors provide

excellent gain/temperature stability and excellent CMRR. Gains of 1, 10, 100, or 1000 may be conveniently selected by strapping appropriate pads together.

**DIE TOPOGRAPHY**



Pad	Function	Pad	Function
1	Offset Adjust	10	Common
2	× 10	11	Output
3	× 100	12	+V <sub>cc</sub>
4	× 1000	13	Filter
5	× 1000 Gain Sense	14	-In
6	Gain Sense	15	+In
7	Gain Set	16	Offset Adjust
8	CMR Trim	17	A <sub>1</sub> Output
9	-V <sub>cc</sub>	18	A <sub>2</sub> Output

Die Size: 142 × 104 mils  
Bonding Pad Size: 5 × 5 mils  
Backside Contact: Gold

\*Do Not Connect  
\*\*Glass covers the lower 1/3 of this pad.

NOTE: The back of the die should not be used for the -V<sub>cc</sub> connection.

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6401

# SPECIFICATIONS

## ELECTRICAL PROBE LIMITS<sup>(1)</sup>

At  $T_{DIE} = +25^{\circ}C \pm V_{CC} = 15V$  unless otherwise specified.


PARAMETER	CONDITIONS	INA102AD			UNITS
		MIN	TYP	MAX	
<b>GAIN EQUATION<sup>(2)</sup></b>	Externally Set		$1 + (40k/R_G)$		V/V
<b>PAD-STRAPPABLE GAINS</b>			$\times 1, 10, 100, 1000$		V/V
<b>GAIN ERROR<sup>(2)</sup></b>	Gain = 1 = 10 = 100 = 1000			$\pm 0.1$ $\pm 0.1$ $\pm 0.25$ $\pm 0.75$	% of FS % of FS % of FS % of FS
<b>RATED OUTPUT</b>					
Voltage		$\pm 10$			V
Current	$V_O = 10V$	$\pm 1$			mA
<b>OFFSET</b>					
Input Stage	$G = 1000$			$\pm 300$	$\mu V$
Output Stage				$\pm 400$	$\mu V$
<b>INPUT BIAS CURRENT</b>				50	nA
<b>COMMON MODE REJECTION</b>	$V_{IN} = \pm 10VDC$ $G = 1$ $G = 1000$	74 80			dB dB
<b>POWER SUPPLY</b>					
Voltage	Derated	$\pm 3.5$		$\pm 18$	V
Current	$I_O = 0mA_{DC}$			$\pm 750$	$\mu A$

NOTES: (1) All dice are 100% probe-tested and are guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units. (2) If an external gain set resistor ( $R_G$ ) is used for intermediate gains, it can be a major source of gain error. Gain error specifications are for pin-strapped gains only.

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage	$\pm 18V$
Input Voltage Range, Differential & Common-mode	$\pm V_{CC}$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Output Short-Circuit Duration	Continuous
Junction Temperature	$+150^{\circ}C$

### ORDERING INFORMATION



### PACKAGING

INA102 dice are visually inspected to MIL-STD-883, Method 2010, Test Condition B and are shipped in sealed carriers.



# OPA27 DIE

## Ultra-Low Noise Precision OPERATIONAL AMPLIFIER DIE


### DESCRIPTION

The OPA27 is an ultra-low noise, high precision operational amplifier. It is an improved replacement for the industry-standard OP-27.

Laser-trimmed thin-film resistors provide excellent long-term stability and allow superior offset voltage

compared to common zener-zap trim techniques.

A unique bias current cancellation circuit (patent pending) allows bias and offset current specifications to be met over the full  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  temperature range.



Pad	Function	Pad	Function
1	Offset Trim	5	None
2	Inverting Input	6	Output
3	Noninverting Input	7	Positive Supply
4	Negative Supply and Substrate	8	Offset Trim

Die Size:  $99 \times 61$  mils  
 Bonding Pad Size:  $5 \times 5$  mils  
 Backside Contact: Gold



# SPECIFICATIONS

## ELECTRICAL PROBE LIMITS<sup>(1)</sup>

At  $T_{DIE} = +25^{\circ}\text{C}$  and  $\pm V_{CC} = 15\text{V}$  unless otherwise specified.

PARAMETER	CONDITIONS	OPA27CD/OPA27GD			UNITS
		MIN	TYP	MAX	
<b>OFFSET VOLTAGE</b> Input Offset Voltage Average Drift Supply Rejection	$\pm V_{CC} = 4\text{V to }18\text{V}$	95	$\pm 0.3$	$\pm 60$  18	$\mu\text{V}$ $\mu\text{V}/^{\circ}\text{C}$ dB $\mu\text{V/V}$
<b>BIAS CURRENT</b> Input Bias Current Input Offset Current				$\pm 80$ 75	nA nA
<b>VOLTAGE RANGE</b> Common-Mode Input Range Common-Mode Rejection	$V_{IN} = \pm 10\text{VDC}$	100	$\pm 11$		V dB
<b>OPEN-LOOP GAIN, DC</b> Open-Loop Voltage Gain	$R_L \geq 2\text{k}\Omega$	118			dB
<b>RATED OUTPUT</b> Voltage Output  Short-Circuit Current	$R_L \geq 2\text{k}\Omega$ $R_L \geq 600\Omega$	$\pm 11.5$ $\pm 10.0$ $\pm 17$		$\pm 60$	V V mA
<b>POWER SUPPLY</b> Current, Quiescent	$I_O = 0\text{mADC}$			$\pm 5.7$	mA

NOTE: (1) All dice are 100% probe tested and are guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units.

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage.....	$\pm 22\text{VDC}$
Input Voltage <sup>(1)</sup> .....	$\pm 22\text{VDC}$
Differential Input Voltage <sup>(2)</sup> .....	$\pm 0.7\text{VDC}$
Differential Input Current <sup>(2)</sup> .....	$\pm 25\text{mA}$
Storage Temperature Range.....	$-65^{\circ}\text{C to }+150^{\circ}\text{C}$
Output Short Circuit Duration.....	Continuous
Junction Temperature.....	$+150^{\circ}\text{C}$

(1) For supply voltages less than  $\pm 22\text{V}$ , the absolute maximum input voltage is equal to the supply voltage. (2) The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds  $\pm 0.7\text{V}$ , the input current should be limited to  $25\text{mA}$ .

## PACKAGING

OPA27 dice are visually inspected to MIL-STD-883, Method 2010, Test Condition B and are shipped in sealed carriers.

## ORDERING INFORMATION

OPA27 X D

Basic model number \_\_\_\_\_

Grade/temperature range \_\_\_\_\_  
 C =  $-55^{\circ}\text{C to }+125^{\circ}\text{C}$   
 G =  $-25^{\circ}\text{C to }+85^{\circ}\text{C}$

Package code \_\_\_\_\_  
 D = die



# OPA37 DIE

## Ultra-Low Noise Precision OPERATIONAL AMPLIFIER DIE


### DESCRIPTION

The OPA37 is an ultra-low noise, high precision operational amplifier. It is an improved replacement for the industry-standard OP-37.

Laser-trimmed thin-film resistors provide excellent long term stability and allow superior offset voltage compared to common zener-zap trim techniques.

A unique bias current cancellation circuit (patent pending) allows bias and offset current specifications to be met over the full  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  temperature range.

The uncompensated OPA37 requires a gain  $\geq 5$  for loop stability.



Pad	Function	Pad	Function
1	Offset Trim	5	None
2	Inverting Input	6	Output
3	Noninverting Input	7	Positive Supply
4	Negative Supply and Substrate	8	Offset Trim

Die Size:  $99 \times 61$  mils  
 Bonding Pad Size:  $5 \times 5$  mils  
 Backside Contact: Gold

# SPECIFICATIONS

## ELECTRICAL PROBE LIMITS<sup>(1)</sup>

At  $T_{DIE} = +25^{\circ}\text{C}$  and  $\pm V_{CC} = 15\text{V}$  unless otherwise specified.

PARAMETER	CONDITIONS	OPA37CD/OPA37GD			UNITS
		MIN	TYP	MAX	
<b>OFFSET VOLTAGE</b> Input Offset Voltage Average Drift Supply Rejection	$\pm V_{CC} = 4\text{V to }18\text{V}$	95	$\pm 0.3$	$\pm 60$  18	$\mu\text{V}$ $\mu\text{V}/^{\circ}\text{C}$ dB $\mu\text{V/V}$
<b>BIAS CURRENT</b> Input Bias Current Input Offset Current				$\pm 80$ 75	nA nA
<b>VOLTAGE RANGE</b> Common-Mode Input Range Common-Mode Rejection	$V_{CM} = \pm 10\text{VDC}$	100	$\pm 11$		V dB
<b>OPEN-LOOP GAIN, DC</b> Open-Loop Voltage Gain	$R_L \geq 2\text{k}\Omega$	118			dB
<b>RATED OUTPUT</b> Voltage Output  Short-Circuit Current	$R_L \geq 2\text{k}\Omega$ $R_L \geq 600\Omega$	$\pm 11.5$ $\pm 10.0$ $\pm 17$		$\pm 60$	V V mA
<b>POWER SUPPLY</b> Current, Quiescent	$I_O = 0\text{mADC}$			$\pm 5.7$	mA

NOTE: (1) All dice are 100% probe tested and are guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units.

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage.....	$\pm 22\text{VDC}$
Differential Input Voltage <sup>(1)</sup> .....	$\pm 0.7\text{VDC}$
Differential Input Current <sup>(1)</sup> .....	$\pm 25\text{mA}$
Input Voltage Range <sup>(2)</sup> .....	$\pm 22\text{VDC}$
Storage Temperature Range.....	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Output Short Circuit Duration.....	Continuous
Junction Temperature.....	$+150^{\circ}\text{C}$

- (1) The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds  $\pm 0.7\text{V}$ , the input current should be limited to 25mA.  
 (2) For supply voltages less than  $\pm 22\text{V}$ , the absolute maximum input voltage is equal to the supply voltage.

## PACKAGING

OPA37 dice are visually inspected to MIL-STD-883, Method 2010, Test Condition B and are shipped in sealed carriers.

## ORDERING INFORMATION

OPA37 X D

Basic model number \_\_\_\_\_

Grade/temperature range \_\_\_\_\_

C =  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$   
 G =  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$

Package code \_\_\_\_\_

D = die



# OPA111 DIE

## Precision Dielectrically-Isolated FET *Difet*<sup>®</sup> OPERATIONAL AMPLIFIER DIE

### DESCRIPTION


The OPA111 is a precision monolithic dielectrically-isolated FET (*Difet*<sup>®</sup>) operational amplifier.

Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET<sup>®</sup> amplifiers.

Very-low bias current is obtained by dielectric isolation with on-chip guarding.

Laser-trimming of thin film resistors gives very-low offset and drift. Extremely-low noise is achieved with new circuit design techniques (patented). A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.

### DIE TOPOGRAPHY



Pad	Function	Pad	Function
1	Offset Trim	5	Offset Trim
2	Inverting Input	6	Output
3	Noninverting Input	7	Positive Supply
4	Negative Supply	8	Substrate*

Die Size: 96 × 71 mils

Bonding Pad Size: 5 × 5 mils

Backside Contact: Gold

\*This dielectrically-isolated substrate is normally connected to common.

*Difet*<sup>®</sup> Burr-Brown Corp., BIFET<sup>®</sup> National Semiconductor Corp.

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: 88RCORP - Telex: 66-6491

# SPECIFICATIONS

## ELECTRICAL PROBE LIMITS<sup>(1)</sup>

At  $T_{DIE} = +25^{\circ}\text{C}$  and  $\pm V_{CC} = 15\text{V}$  unless otherwise specified. Pad 8 connected to common.

PARAMETER	CONDITIONS	OPA111AD			UNITS
		MIN	TYP	MAX	
<b>OFFSET VOLTAGE</b> Input Offset Voltage Average Drift Supply Rejection	$V_{CM} = 0\text{VDC}$ $T_{DIE} = +25^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ $\pm V_{CC} = 5\text{V}$ to $15\text{V}$	86		$\pm 500$ $\pm 15$ 50	$\mu\text{V}$ $\mu\text{V}/^{\circ}\text{C}$ dB $\mu\text{V}/\text{V}$
<b>BIAS CURRENT</b> Input Bias Current	$V_{CM} = 0\text{VDC}$ $T_{DIE} = +85^{\circ}\text{C}$ $T_{DIE} = +25^{\circ}\text{C}$		$\pm 0.8$	$\pm 750$	pA pA
<b>VOLTAGE RANGE</b> Common-Mode Input Range Common-Mode Rejection	$V_{IN} = \pm 10\text{VDC}$	$\pm 10$ 86			V dB
<b>OPEN-LOOP GAIN, DC</b> Open-Loop Voltage Gain	$R_L \geq 2\text{k}\Omega$	105			dB
<b>RATED OUTPUT</b> Voltage Output Short-Circuit Current	$R_L = 2\text{k}\Omega$	$\pm 10$ $\pm 10$		$\pm 60$	V mA
<b>POWER SUPPLY</b> Current, Quiescent	$I_O = 0\text{mADC}$			$\pm 4.5$	mA

NOTE: (1) All dice are 100% probe tested and are guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units.

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage	$\pm 18\text{VDC}$
Differential Input Voltage	$\pm 36\text{VDC}$
Input Voltage Range	$\pm 18\text{VDC}$
Storage Temperature Range	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Output Short Circuit Duration	Continuous
Junction Temperature	$+175^{\circ}\text{C}$

### ORDERING INFORMATION

Basic model number OPA111 A D  
 Grade/temperature range A =  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$   
 Package code \_\_\_\_\_  
 D = die

### PACKAGING

OPA111 dice are visually inspected to MIL-STD-883, Method 2010, Test Condition B and are shipped in sealed carriers.



# OPA606 DIE

## High-Speed Dielectrically-Isolated FET *Difet*<sup>®</sup> OPERATIONAL AMPLIFIER DIE

### DESCRIPTION


The OPA606 is a dielectrically isolated FET (*Difet*<sup>®</sup>) operational amplifier that is an improved replacement for the industry-standard LF156A BIFET<sup>®</sup> operational amplifier.

The OPA606 features wider bandwidth, higher slew rate, and lower bias current. Noise performance is

far superior to MOSFET-input operational amplifiers.

The OPA606 design features laser-trimmed thin-film resistors for low offset voltage and drift. It is internally compensated for unity-gain stability.

### OPA606 DIE TOPOGRAPHY



Pad	Function	Pad	Function
1	Offset Trim	5	Offset Trim
2	Inverting Input	6	Output
3	Noninverting Input	7	Positive Supply and Substrate
4	Negative Supply		

Die Size: 65 × 54 mils

Bonding Pad Size: 5 × 5 mils

Backside Contact: Gold

BIFET<sup>®</sup> National Semiconductor Corp., *Difet*<sup>®</sup> Burr-Brown Corp.

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

# SPECIFICATIONS

## ELECTRICAL PROBE LIMITS<sup>(1)</sup>

At  $T_{DIE} = +25^{\circ}\text{C}$  and  $\pm V_{CC} = 15\text{V}$  unless otherwise specified.

PARAMETER	CONDITIONS	OPA606KD/OPA606SD			UNITS
		MIN	TYP	MAX	
<b>OFFSET VOLTAGE</b> Input Offset Voltage Average Drift Supply Rejection	$V_{CM} = 0\text{VDC}$ $T_{DIE} = +25^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ $\pm V_{CC} = 10\text{V}$ to $18\text{V}$	80		$\pm 2$ $\pm 15$ 100	mV $\mu\text{V}/^{\circ}\text{C}$ dB $\mu\text{V}/\text{V}$
<b>BIAS CURRENT</b> Input Bias Current	$V_{CM} = 0\text{VDC}$ $T_{DIE} = +85^{\circ}\text{C}$ $T_{DIE} = +25^{\circ}\text{C}$		$\pm 8$	$\pm 5$	nA pA
<b>VOLTAGE RANGE</b> Common-Mode Input Range Common-Mode Rejection	$V_{IN} = \pm 10\text{VDC}$	$\pm 10$ 80			V dB
<b>OPEN-LOOP GAIN, DC</b> Open-Loop Voltage Gain	$R_L \geq 2\text{k}\Omega$	94			dB
<b>RATED OUTPUT</b> Voltage Output Short-Circuit Current	$R_L \geq 2\text{k}\Omega$	$\pm 10$ $\pm 5$		$\pm 60$	V mA
<b>POWER SUPPLY</b> Current, Quiescent	$I_O = 0\text{mADC}$			$\pm 7.5$	mA

NOTE: (1) All dice are 100% probe tested and guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units.

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage .....	$\pm 18\text{VDC}$
Differential Input Voltage .....	$\pm 36\text{VDC}$
Input Voltage Range <sup>(1)</sup> .....	$\pm 18\text{VDC}$
Storage Temperature Range .....	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Operating Temperature Range ...	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
Output Short Circuit Duration .....	Continuous
Junction Temperature .....	$+175^{\circ}\text{C}$

(1) For supply voltages less than  $\pm 18\text{VDC}$ , the absolute maximum input voltage is equal to the negative supply voltage.

### PACKAGING

OPA606 dice are visually inspected to MIL-STD-883, Method 2010, Test Condition B and are shipped in sealed carriers.

### ORDERING INFORMATION

Basic model number \_\_\_\_\_ OPA606 X D  
 Grade/temperature range \_\_\_\_\_  
 K =  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$   
 S =  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$   
 Package code \_\_\_\_\_  
 D = die



# OPA2111 DIE

## Precision Dielectrically-Isolated FET *Difet*<sup>®</sup> DUAL OPERATIONAL AMPLIFIER DIE


### DESCRIPTION

The OPA2111 is a precision dual monolithic dielectrically-isolated FET (*Difet*<sup>®</sup>) operational amplifier. Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET<sup>®</sup> amplifiers.

Very-low bias current is obtained by dielectric isolation with on-chip guarding.

Laser-trimming of thin film resistors gives very-low offset and drift. Extremely-low noise is achieved with new circuit design techniques (patented). A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.

### DIE TOPOGRAPHY



Pad	Function	Pad	Function
1	Output A	5	Noninverting Input B
2	Inverting Input A	6	Inverting Input B
3	Noninverting Input A	7	Output B
4	Negative Supply	8	Positive Supply

Die Size: 138 × 84 mils  
Bonding Pad Size: 5 × 5 mils  
Backside Contact: Gold

NOTE: This dielectrically-isolated substrate is normally connected to positive supply or left floating.

*Difet*<sup>®</sup> Burr-Brown Corp., BIFET<sup>®</sup> National Semiconductor Corp.

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 06-8401



# SPECIFICATIONS

## ELECTRICAL PROBE LIMITS<sup>(1)</sup>

At  $T_{DIE} = +25^{\circ}\text{C}$  and  $\pm V_{CC} = 15\text{V}$  unless otherwise specified.

PARAMETER	CONDITIONS	OPA211AD			UNITS
		MIN	TYP	MAX	
<b>OFFSET VOLTAGE</b> Input Offset Voltage Average Drift Supply Rejection	$V_{CM} = 0\text{VDC}$ $T_{DIE} = +25^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ $\pm V_{CC} = 10\text{V}$ to $18\text{V}$	84		$\pm 500$ $\pm 15$ 63	$\mu\text{V}$ $\mu\text{V}/^{\circ}\text{C}$ dB $\mu\text{V}/\text{V}$
<b>BIAS CURRENT</b> Input Bias Current	$V_{CM} = 0\text{VDC}$ $T_{DIE} = +85^{\circ}\text{C}$ $T_{DIE} = +25^{\circ}\text{C}$		$\pm 2$	$\pm 1$	nA pA
<b>VOLTAGE RANGE</b> Common-Mode Input Range Common-Mode Rejection	$V_{IN} = \pm 10\text{VDC}$	$\pm 10$ 88			V dB
<b>OPEN-LOOP GAIN, DC</b> Open-Loop Voltage Gain	$R_L \geq 2\text{k}\Omega$	105			dB
<b>RATED OUTPUT</b> Voltage Output Short-Circuit Current	$R_L = 2\text{k}\Omega$	$\pm 10$ $\pm 10$		$\pm 60$	V mA
<b>POWER SUPPLY</b> Current, Quiescent	$I_O = 0\text{mADC}$			$\pm 9$	mA

NOTE: (1) All dice are 100% probe tested and are guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units.

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage .....	$\pm 18\text{VDC}$
Differential Input Voltage .....	$\pm 36\text{VDC}$
Input Voltage Range .....	$\pm 18\text{VDC}$
Storage Temperature Range .....	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Output Short Circuit Duration .....	Continuous
Junction Temperature .....	$+175^{\circ}\text{C}$

### PACKAGING

OPA2111 dice are visually inspected to MIL-STD-883, Method 2010, Test Condition B and are shipped in sealed carriers.

### ORDERING INFORMATION

Basic model number OPA2111 A D  
 Grade/temperature range A =  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$   
 Package code \_\_\_\_\_  
 D = die



# VFC32 DIE


## Voltage-to-Frequency and Frequency-to-Voltage CONVERTER DIE

### DESCRIPTION

The VFC32 is a monolithic voltage-to-frequency converter circuit including precision input integrator op amp, comparator, one-shot, and switched current

source. It is capable of accurate voltage-to-frequency and frequency-to-voltage conversion at frequencies to 500kHz.

### DIE TOPOGRAPHY



Pad	Function	Pad	Function
1	Inverting Integrator Input	11	Common
4	-V <sub>cc</sub>	12	+V <sub>cc</sub>
5	One-shot Capacitor	13	V <sub>out</sub>
7	f <sub>out</sub>	14	Noninverting Integrator Input
10	Comparator Input	*	DO NOT CONNECT

Die Size: 89 × 72 mils (2.26 × 1.83mm)  
 Bonding Pad Size: 5 × 5 mils (0.127 × 0.127mm)  
 Backside Contact: Gold

NOTE: The junction-isolated substrate is connected to -V<sub>cc</sub>. Any electrical connection to the back side must be returned to the die's -V<sub>cc</sub> connection.

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

PDS-604

# SPECIFICATIONS

## ELECTRICAL PROBE LIMITS<sup>(1)</sup>

At  $T_{DIE} = +25^{\circ}\text{C}$  and  $\pm V_{CC} = 15\text{V}$  unless otherwise noted.

PARAMETER	CONDITIONS	VFC32BD			UNITS
		MIN	TYP	MAX	
<b>V/F TRANSFER FUNCTION</b>					
Input Range		0		0.25	mA
Gain Error	$f = 10\text{kHz}$		5		%
Nonlinearity	$f = 10\text{kHz}$		0.005		%
Gain Drift	$f = 10\text{kHz}$		50		ppm/ $^{\circ}\text{C}$
Maximum Operating Frequency				500	kHz
<b>INTEGRATOR AMPLIFIER</b>					
$V_{OS}$			1	4	mV
$V_{OS}$ Drift			5		$\mu\text{V}/\text{C}$
$I_B$ Inverting Input			20	100	nA
Noninverting Input			100	250	nA
CM Range		-10		0	V
$V_{OUT}$ Range		0		10	V
<b>OPEN COLLECTOR OUTPUT</b>					
$V_{OL}$	$I_{OUT} = 8\text{mA}$		0.2	0.4	V
$I_{OH}$ , (off leakage)			0.01	2	$\mu\text{A}$
<b>POWER SUPPLY</b>					
Operating Range		$\pm 11$		$\pm 20$	V
Quiescent Current			5.5	6.5	mA

NOTE: (1) All dice are 100% probe tested to the above specification limits. Due to possible wafer saw and assembly shifts, parameters are not guaranteed for assembled units.

### ABSOLUTE MAXIMUM RATINGS

Power Supply Voltage	$\pm 22\text{V}$
Four Current Sink	50mA
Output Current, $V_{OUT}$	20mA
Input Voltage, $\pm I_{IN}$	$\pm V_{CC}$
Comparator Input	$\pm V_{CC}$
Temperature Range, Storage	$+65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

### ORDERING INFORMATION

VFC32 B D

Basic model number \_\_\_\_\_

Grade/temperature range \_\_\_\_\_  
 B =  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$

Package code \_\_\_\_\_  
 D = Die

### PACKAGING

Die are visually inspected to MIL-STD-883, method 2010, Test condition B, and are shipped in sealed carriers.



# XTR110 DIE

## Precision Voltage-To-Current CONVERTER/TRANSMITTER DIE


### DESCRIPTION

The XTR110 is a precision monolithic voltage-to-current converter. It can convert standard 0V to +10V or 0V to +5V inputs into 4mA to 20mA, or 5mA to 25mA outputs. The required external MOS transistor keeps heat outside the die to optimize performance under all output conditions. The XTR110 features a precision +10V reference output. The

XTR110 can be used as a current-mode transmitter or a programmable current source.

The XTR110AD has an extra pad available which is not pinned-out on the Burr-Brown package parts XTR110AG, BG, and KP. This pad is called the 50Ω sense and, when connected as shown in Figure 1, ensures best performance.

### DIE TOPOGRAPHY



Pad	Function	Pad	Function
1	Source Resistor	9	16mA Span
2	Common	10	4mA Span
3	V <sub>REF</sub> In	11	V <sub>REF</sub> Adjust
4	V <sub>IN</sub> 1 (10V)	12	V <sub>REF</sub> Sense
5	V <sub>IN</sub> 2 (5V)	13	Source Sense
6	Offset Adjust	14	Gate Drive
7	Offset Adjust	15	V <sub>REF</sub> Force
8	Span Adjust	16	+V <sub>CC</sub>
		17	50Ω Sense

Die Thickness: 20 mils ±0.4 mils

Die Size: 109 × 78 mils

Bonding Pad Size: 5 × 5 mils

Backside Contact: Gold

\* Do Not Connect

NOTE: The back of the die should not be used for the common connection.




FIGURE 1. Recommended Connection for the XTR110AD with 50Ω Sense.

Functionally, the XTR110AD is compatible with the XTR110AG, BG, and KP (packaged parts). The XTR110AD, however, has an extra bond pad designated 50Ω sense. This is a Kelvin point for the feedback. It eliminates the parasitic wire bond and interconnect resistance,  $R_P$

that occurs during assembly. Because it is outside the feedback loop,  $R_P$  now adds no error to the span. This maintains the high accuracy trimmed during manufacturing of the die.

## SPECIFICATIONS

### ELECTRICAL PROBE LIMITS<sup>(1)</sup>

At  $T_{DIE} = +25^\circ\text{C}$  and  $+V_{CC} = 24\text{V}$  and  $R_L = 250\Omega$  and connected as shown in Figure 1 unless otherwise specified.

PARAMETER	CONDITIONS	XTR110AD			UNITS
		MIN	TYP	MAX	
<b>TRANSFER FUNCTION</b>	$I_o = 10 \left[ \frac{(V_{REF\ IN}/16) + (V_{IN\ 1}/4) + (V_{IN\ 2}/2)}{R_{SPAN}} \right]$				
<b>INPUT RANGE</b>	$I_o = \text{Specified Range}$				
$V_{IN\ 1}$		0	+10		V
$V_{IN\ 2}$		0	+5		V
<b>OUTPUT CURRENT</b>	<sup>(2)</sup>	4		20	mA
<b>OFFSET CURRENT ERROR</b>	<sup>(2)</sup> $I_o = 4\text{mA}$			$\pm 0.1$	% of Span
<b>SPAN ERROR<sup>(3)</sup></b>	<sup>(2)</sup> $I_o = 20\text{mA}$			$\pm 0.2$	% of Span
<b>NONLINEARITY</b>	$4\text{mA} \leq I_o \leq 20\text{mA}$		$\pm 0.005$	$\pm 0.025$	% of Span
<b>VOLTAGE REFERENCE</b>					
Output Voltage		+9.98	+10	+10.02	V
Output Current <sup>(4)</sup>		+10			mA
<b>POWER SUPPLY</b>					
Voltage		+13.5		+40	V
Current	Excluding $I_o$			+4.5	mA

NOTES: (1) All die are 100% probe tested at wafer level and are guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units. (2) Including internal reference. External transistor is required. (3) Span is the change in output current resulting from a full scale change in input voltage. (4) Reference current drive can be extended by using an external NPN transistor.

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+40V
Input Voltage Range	+Vcc
Storage Temperature Range	-65°C to 150°C
Output Short-Circuit Duration Gate Drive and $V_{REF}$ Force	Continuous to common and +Vcc
Output Current Using Internal 50Ω resistor	40mA
Junction Temperature	+150°C

### PACKAGING


XTR110 die are visually inspected to MIL-STD-883, Method 2010, Test Condition B and are shipped in sealed carriers.

### ORDERING INFORMATION


Basic model number	XTR110 A D
Grade/temperature range	A = -25°C to +85°C
Package code	D = Die



# MILITARY PRODUCTS DIVISION



**Wafer Processing**



**Wafer Processing**

High quality products for demanding military and industrial applications are produced by our Military Products Division in a totally separate facility within Burr-Brown's complex. Burr-Brown's facilities have been certified to both MIL-STD-976 and MIL-STD-1772.

Reliability is designed and manufactured-into our Military Products under the guidance of MIL-M-38510.

All product families are fully specified from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  with up to three performance grades and two product assurance levels (/883B and standard).

The "/883B" or "/B" models are compliant to the requirements of MIL-STD-883, Methods 5004 or 5008 with Quality Conformance Inspection (QCI) compliant to the requirements of Methods 5005 or 5008. The standard models are products which have been subjected to many of the screening steps of the "/883B" product. For details see individual product data sheets.

How stringently our Military Products group controls and documents the assembly and testing of its products is described in the product flow section that follows.

All materials used by the Military Products group have unique component specifications to assure their conformity to MIL-STD-883, methods 2010 and 2017.

Environmental control in our clean room areas meets and often exceeds Federal Standard 209B requirements for particle count. ESD (electrostatic discharge) procedures are fully observed through every stage of material handling, product assembly, testing, storage and shipment. Operator training, certification and re-certification conform to MIL-M-38510.


MTTF data is based on actual product performance, not just calculated values. Qualification reports and test data are available. All data sheets follow military slash sheet format and, because of their completeness, can be transferred directly to your drawings with minimal modification. This standard QPL slash sheet format simplifies your requests to government agencies for non-standard parts approval.

# A CONTROLLED MANUFACTURING FACILITY DEDICATED EXCLUSIVELY TO MILITARY QUALITY PRODUCTION

- **PERSONNEL**—All production and quality control personnel directly involved with fabrication, inspection, testing and handling perform their functions according to appropriate MIL specs.
- **TRAINING**—Operator training and certification programs provide trained personnel qualified to assemble and test the products. Certification requires classroom training and written examinations for initial certification. Periodic written exams must be passed to maintain certification.
- **WORK-IN-PROCESS ENVIRONMENT**—All work-in-process is stored in a nitrogen environment. Critical assembly processes, die visual, die attach, wirebond and all inspections are performed under laminar flow hoods—equipped with ion grids—in a class 100 environment.
- **ENVIRONMENTAL CONTROL**—Clean room procedures, which conform to Federal Standard 209B, provide clean air meeting or exceeding the requirement of MIL-STD-883.
- **MATERIAL CONTROL**—Each product has a complete and current flow chart and flow sheet to assure accurate processing through assembly and test. Each manufacturing lot contains the lot numbers of its components listed by the quality control inspection identification (QCID number), all traceable back to the incoming vendor's lot number.
- **MANUFACTURING LOT CONTROL**—Each lot has a unique flow sheet which documents lot number, parts list, operation, quantity, data of operation and operator's identification.
- **EQUIPMENT CALIBRATION**—Performed under the guidance of MIL-STD-45662.
- **QUALIFICATION**—All /MIL models are initially qualified per MIL-STD-883, method 5005 or 5008, groups A, B, C and D as described in the products' detailed specification.
- **STATIC CONTROL**—To minimize static (ESD) damage, antistatic smocks, stainless steel table tops, stainless steel work-in-process trays, ground straps, ion grids under laminar flow hoods and anti-static shipping materials are used.
- **RECORD RETENTION**—All flow sheets containing process data and inspection records are retained for three years.




**Assembly Under Laminar Hood**




**Wirebond (Gold)**

**Die Shear**




**Wirebond (Aluminum)**



**Die Attach**



## PRODUCT FLOW



Assures that all materials meet requirements of the applicable component specification. Usage tests are performed and vendor lot traceability begins.

All material is maintained in a bonded stockroom to assure traceability.

Origination of manufacturing flow sheets, bill of material, materials and lot traceability records.


- QC Lot Formation Gate—matches flow sheet, bill of materials and traceability records with materials issued from the stockroom.
- Kit Inspection—piece parts and die are 100% visually inspected to methods 2010 and 2017.
- Die Attach—eutectic (providing low ohmic contact) and non-conductive epoxy (cured at 25°C above storage temperature in nitrogen).
- In Process Die Shear Gate—performed to method 2019 on each manufacturing lot. Assures the integrity of the die attach method.
- Internal Lead Wires—Wires are of the same metal as the die metalization. Aluminum ultrasonic wire-bond machines are mounted on shock tables to insure quality bonds. Gold-to-gold wirebonds are performed with thermosonic wirebond machines.
- In Process Wire Pull Gates—bonding operations are monitored at the beginning of each shift, every four hours, with a new lot, new operator or a machine adjustment. Both destruct and non-destruct tests are performed and the length and width of each wirebond is measured to verify conformance to method 2010 or 2017.

Performed on all products that require laser trimming.

All products that require laser-trimming receive a 72-hour burn-in, in nitrogen, at +125°C.

Resistor networks are laser-trimmed to meet applicable specifications.

- Pre-Cap Visual Inspection—a 100% visual inspection to method 2010 or 2017.
- In Process QC Pre-Cap Visual Gate—performed to method 2010 or 2017. (Source Inspection performed if required.)



Following a vacuum bake at +125°C (to meet method 5004 or 5008 moisture content requirements), products are welded, gold/tin or glass sealed.

A 24-hour minimum bake at +150°C per MIL-STD-883, method 1008, condition C.

Ten cycles, from -65°C to +150°C per MIL-STD-883, method 1010, condition C.

Performed to MIL-STD-883, method 2001, in the Y<sub>1</sub> axis only.

Product performance is compared to the specified DC parameters at 25°C.

Total burn-in time is 160 hours minimum at an ambient temperature of +125°C per MIL-STD-883, method 1015.


Product performance is compared to the specified DC parameters at 25°C. All 25°C parameters specified in the data sheets are read and recorded.

The assembly lot PDA (percent defective allowable) cannot exceed the PDA specified.

All drift parameters as specified in the data sheet are 100% tested at -55°C, -25°C, +25°C, +85°C and +125°C.

Marking is in accordance with MIL-M-38510 and consists of:

- Part number
- Seal date code
- Manufacturer's identification (Burr-Brown logo)
- Manufacturer's designating symbol (CEBS)
- Country of origin



100% test to MIL-STD-883, method 1014, test condition A.


100% test to MIL-STD-883, method 1014, condition C.

100% external visual inspection to MIL-STD-883, method 2009.

- Final Visual Quality Control Gate—to MIL-STD-883, method 2009.

Groups A and B inspection of MIL-STD-883, method 5005 or 5008 are performed on each inspection lot. Groups C and D inspections are performed as required by MIL-STD-883. A report of the most recent Groups C and D inspections is available from Burr-Brown at a nominal charge.

This product flow illustrates major operations only. Space does not allow a complete description of the numerous details of all operations. Processes and flows may change to conform to latest revisions or to improve product performance and quality.



**Bond Measurement**



**Wire Pull**

## SELECTION GUIDE

ANALOG-TO-DIGITAL CONVERTERS								
Model	Resolution (Bits)	Linearity, max (±LSB)	Conversion Time, max (μsec)	Gain Drift, max (±ppm/°C)	Input Range (V)	Operating Temperature Range <sup>(1)</sup>	Package	Page
ADC87/883B	12	1/2	10	15	$\left. \begin{array}{l} \pm 2.5, \pm 5, \pm 10, \\ 0 \text{ to } +5, \\ 0 \text{ to } +10 \end{array} \right\}$	MIL	$\left. \begin{array}{l} \\ \\ \\ \\ \\ \end{array} \right\}$ 32-pin DIP	12-8
ADC87	12	1/2	10	15		MIL		12-8
ADC87U/883B	12	1/2	10	15		MIL		12-8
ADC87U	12	1/2	10	15		MIL		12-8
ADC87V/883B	12	1/2	10	15		MIL		12-8
ADC87V	12	1/2	10	15		MIL		12-8

DIGITAL-TO-ANALOG CONVERTERS										
Model	Resolution (Bits)	Linearity, max (±LSB)	Monotonicity	Gain Drift, max (±ppm/°C)	Settling Time, max	Output Ranges (V)	Operating Temperature Range <sup>(1)</sup>	Package	Page	
DAC87-CBI-V/B	12	1/2	-55°C/+125°C	20	7μsec	$\left. \begin{array}{l} \pm 2.5, \pm 5, \\ \pm 10, +5, \\ +10 \end{array} \right\}$	MIL	24-pin DIP	12-24	
DAC87-CBI-V	12	1/2	-55°C/+125°C	20	7μsec		MIL	24-pin DIP	12-24	
DAC87U-CBI-V/B	12	1/2	-25°C/+85°C	20	7μsec		MIL	24-pin DIP	12-24	
DAC87U-CBI-V	12	1/2	-25°C/+85°C	20	7μsec	$\left. \begin{array}{l} 0 \text{ to } 2\text{mA}, \\ \pm 1\text{mA} \end{array} \right\}$	MIL	24-pin DIP	12-24	
DAC87-CBI-I/B	12	1/2	-55°C/+125°C	20	400nsec		MIL	24-pin DIP	12-36	
DAC87-CBI-I	12	1/2	-55°C/+125°C	20	400nsec		MIL	24-pin DIP	12-36	
DAC87U-CBI-I/B	12	1/2	-25°C/+85°C	20	400nsec		MIL	24-pin DIP	12-36	
DAC87U-CBI-I	12	1/2	-25°C/+85°C	20	400nsec		MIL	24-pin DIP	12-36	
DAC870V/883B	12	1/2	-55°C/+125°C	25	7μsec		$\left. \begin{array}{l} \pm 2.5, \\ \pm 5, \pm 10, \\ 0 \text{ to } +5, \\ 0 \text{ to } +10 \end{array} \right\}$	MIL	$\left. \begin{array}{l} 24\text{-pin} \\ \text{DIP} \\ \\ \text{ceramic} \end{array} \right\}$	12-48
DAC870V	12	1/2	-55°C/+125°C	25	7μsec	MIL		DIP		12-48
DAC870U/883B	12	1/2	-25°C/+85°C	20	7μsec	MIL		ceramic		12-48
DAC870U	12	1/2	-25°C/+85°C	20	7μsec	MIL		ceramic		12-48
DAC870VL/883B	12	1/2	-55°C/+125°C	25	7μsec	MIL		$\left. \begin{array}{l} 28\text{-term.} \\ \text{leadless} \\ \text{chip} \\ \text{carrier} \end{array} \right\}$	12-48	
DAC870VL	12	1/2	-55°C/+125°C	25	7μsec	MIL			leadless	12-48
DAC870UL/883B	12	1/2	-25°C/+85°C	20	7μsec	MIL			chip	12-48
DAC870UL	12	1/2	-25°C/+85°C	20	7μsec	MIL			carrier	12-48

VOLTAGE-TO-FREQUENCY CONVERTERS							
Model	V <sub>IN</sub> Range (V)	F <sub>OUT</sub> Range, max (kHz)	Linearity, max (% FSR)	Full Scale Drift, max (ppm FSR/°C)	Operating Temperature Range <sup>(1)</sup>	Package	Page
VFC32WM/883B	±10	200	±0.006 at 10kHz	±100 at 10kHz	MIL	TO-100	12-135
VFC32WM	±10	200	±0.006 at 10kHz	±100 at 10kHz	MIL	TO-100	12-135
VFC32VM/883B	±10	200	±0.01 at 10kHz	-400, +150 at 200kHz	MIL	TO-100	12-135
VFC32VM	±10	200	±0.01 at 10kHz	-400, +150 at 200kHz	MIL	TO-100	12-135
VFC32UM/883B	±10	200	±0.01 at 10kHz	±150 at 10kHz	MIL	TO-100	12-135
VFC32UM	±10	200	±0.01 at 10kHz	±150 at 10kHz	MIL	TO-100	12-135

MULTIPLIERS								
Model	Accuracy at 25°C, max (±%)	Accuracy at 125°C, max (±%)	Feedthrough, max (±mV)	Output Offset, max (±mV)	Output, min (V, mA)	Operating Temperature Range <sup>(1)</sup>	Package	Page
4213WM/883B	1/2	4	50	25	±10, ±5	MIL	TO-100	12-166
4213WM	1/2	4	50	25	±10, ±5	MIL	TO-100	12-166
4213VM/883B	1	4	100	30	±10, ±5	MIL	TO-100	12-166
4213VM	1	4	100	50	±10, ±5	MIL	TO-100	12-166
4213UM/883B	1	2 <sup>(2)</sup>	100	50	±10, ±5	MIL	TO-100	12-166
4213UM	1	2 <sup>(2)</sup>	100	50	±10, ±5	MIL	TO-100	12-166

NOTES: (1) U grade specified temperature range is -25°C to +85°C; all others specified over MIL temp range. (2) At +85°C.

OPERATIONAL AMPLIFIERS												
Description	Model	Offset Voltage		Bias Current, max (nA)	Bandwidth Unity Gain, min (MHz)	Slew Rate, min (V/ $\mu$ sec)	$t_s$ $\pm 0.01\%$ (nsec)	Compensation	Output, min (V, mA)	Operating Temp. Range <sup>(1)</sup>	Package	Page
		At 25°C, max ( $\pm$ mV)	Drift, max ( $\pm$ $\mu$ V/°C)									
Wideband	OPA600VM/883B	2	20	-100pA	5000, <sup>(3)</sup> A = 1000	400	125	external external external external	$\pm 10, \pm 200$	MIL	16-pin DIP	12-94
	OPA600VM	2	20	-100pA		400	125		$\pm 10, \pm 200$	MIL		12-94
	OPA600UM/883B	5	80	-100pA		400	150		$\pm 10, \pm 200$	MIL		12-94
	OPA600UM	5	80	-100pA		400	150		$\pm 10, \pm 200$	MIL		12-94
General Purpose Bipolar	3500R/883B	5	20	$\pm 30$	1	0.6	—	internal internal	$\pm 10, \pm 10$	MIL	TO-99	12-147
	3500U/883B	5	20 <sup>(2)</sup>	$\pm 30$	1	0.6	—		$\pm 10, \pm 10$	MIL	TO-99	12-147
Precision Bipolar	3510VM/883B	0.12	2	$\pm 25$	0.25	0.5	—	internal	$\pm 10, \pm 10$	MIL	TO-99	12-158
Low Drift, Low Bias	OPA105WM/883B	.250	2	-1pA	1	0.9	—	internal internal internal internal internal internal	$\pm 10, \pm 10$	MIL	TO-99	12-74
	OPA105WM	.250	2	-1pA	1	0.9	—		$\pm 10, \pm 10$	MIL	TO-99	12-74
	OPA105VM/883B	.250	5	-1pA	1	0.9	—		$\pm 10, \pm 10$	MIL	TO-99	12-74
	OPA105VM	.250	5	-1pA	1	0.9	—		$\pm 10, \pm 10$	MIL	TO-99	12-74
	OPA105UM/883B	.250	15 <sup>(2)</sup>	-1pA	1	0.9	—		$\pm 10, \pm 10$	MIL	TO-99	12-74
	OPA105UM	.250	15 <sup>(2)</sup>	-1pA	1	0.9	—		$\pm 10, \pm 10$	MIL	TO-99	12-74
Ultra Low Bias Current	OPA106WM/883B	.250	5	-100fA	1	1.2	—	internal internal internal internal internal internal	$\pm 10, \pm 5$	MIL	TO-99	12-84
	OPA106WM	.250	5	-100fA	1	1.2	—		$\pm 10, \pm 5$	MIL	TO-99	12-84
	OPA106VM/883B	.250	10	-150fA	1	1.2	—		$\pm 10, \pm 5$	MIL	TO-99	12-84
	OPA106VM	.250	10	-150fA	1	1.2	—		$\pm 10, \pm 5$	MIL	TO-99	12-84
	OPA106UM/883B	.250	20 <sup>(2)</sup>	-300fA	1	1.2	—		$\pm 10, \pm 5$	MIL	TO-99	12-84
	OPA106UM	.250	20 <sup>(2)</sup>	-300fA	1	1.2	—		$\pm 10, \pm 5$	MIL	TO-99	12-84
Power	OPA8780VM/883B	10	30	-05	5	15	—	internal internal internal internal	$\pm 30, \pm 60$	MIL	TO-3	12-110
	OPA8780VM	10	30	-05	5	15	—		$\pm 30, \pm 60$	MIL	TO-3	12-110
	OPA8780UM/883B	10	50	-05	5	15	—		$\pm 30, \pm 60$	MIL	TO-3	12-110
	OPA8780UM	10	50	-05	5	15	—		$\pm 30, \pm 60$	MIL	TO-3	12-110
	OPA8785VM/883B	5	40	20	1	1.5	—	internal internal internal internal internal internal	$\pm 30, 10A$	MIL	TO-3	12-120
	OPA8785VM	5	40	20	1	1.5	—		$\pm 30, 10A$	MIL	TO-3	12-120
	OPA8785UM/883B	5	40	20	1	1.5	—		$\pm 30, 10A$	MIL	TO-3	12-120
	OPA8785UM	5	40	20	1	1.5	—		$\pm 30, 10A$	MIL	TO-3	12-120

NOTES: (1) U grade specified temperature range is -25°C to +85°C; all others specified over MIL temp range. (2) -25°C to +85°C. (3) Gain-bandwidth product.

INSTRUMENTATION AMPLIFIERS											
Description	Model	Gain Range <sup>(1)</sup>	Gain Accuracy, G = 100, At 25°C, max	Gain Drift, G = 100, typ (ppm/°C)	Non-linearity G = 100 max	Input Parameters		Dynamic Response, G = 100, $\pm 3dB$ BW (kHz)	Temp Range <sup>(2)</sup>	Package	Page
						CMR, DC to 60Hz, G = 10, min, 1k $\Omega$ Unbal. (dB)	Offset Voltage vs Temp, G = 100, max ( $\mu$ V/°C)				
Very High Accuracy	INA258WG/883B	1-1000	0.10	22	0.007	96	0.5	25	MIL	DIP	12-61
	INA258WG	1-1000	0.10	22	0.007	96	0.5	25	MIL	DIP	12-61
	INA258VG/883B	1-1000	0.10	22	0.007	96	1.0	25	MIL	DIP	12-61
	INA258VG	1-1000	0.10	22	0.007	96	1.0	25	MIL	DIP	12-61
	INA258UG/883B	1-1000	0.10	22	0.007	96	3.0	25	MIL	DIP	12-61
	INA258UG	1-1000	0.10	22	0.007	96	3.0	25	MIL	DIP	12-61
	INA258WL/883B	1-1000	0.10	22	0.007	96	0.5	25	MIL	20-terminal leadless chip carrier	12-61
	INA258WL	1-1000	0.10	22	0.007	96	0.5	25	MIL		12-61
	INA258VL/883B	1-1000	0.10	22	0.007	96	1.0	25	MIL		12-61
	INA258VL	1-1000	0.10	22	0.007	96	3.0	25	MIL		12-61
	INA258UL/883B	1-1000	0.10	22	0.007	96	3.0	25	MIL		12-61
	INA258UL	1-1000	0.10	22	0.007	96	3.0	25	MIL		12-61

NOTES: (1) Set with external resistor. (2) U grade specified temperature range is -25°C to +85°C; all others specified over MIL temperature range.



## ADC87/883B SERIES

ADC87/883B    ADC87V/883B    ADC87U/883B  
ADC87        ADC87V        ADC87U

REVISION C  
JANUARY, 1986

### 12-Bit $-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ Military ANALOG-TO-DIGITAL CONVERTER

#### FEATURES

- HI-REL MANUFACTURE
- ACCURATE
  - $\pm 1/2$ LSB max Linearity Error
  - $\pm 0.1\%$  FSR max Full-Scale Absolute Accuracy
  - $\pm 15$ ppm max Gain Drift
- $10\mu\text{sec}$  MAX CONVERSION TIME
- $-55^{\circ}\text{C}$  TO  $+125^{\circ}\text{C}$  OPERATION
- COMPLETE
  - Internal Reference
  - Internal Buffer
  - Internal Clock
- MIL-STD-883 SCREENING

#### DESCRIPTION

The ADC87/883B Series is a high performance, analog-to-digital converter. It features  $\pm 1/2$ LSB linearity,  $\pm 0.1\%$  full-scale accuracy,  $\pm 15$ ppm drift,  $8\mu\text{sec}$  conversion time,  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  operation and optional MIL-STD-883 screening.

The ADC87 uses successive approximation. It resolves the most significant bit first, then the second bit, then the third, etc. Successive approximation is the most popular high performance design as it is fast and accurate.

The ADC87 is a hybrid microcircuit. It is complete with an internal reference, an input buffer amplifier and an internal clock. The converter may be short cycled to provide faster conversion to less resolution. Five analog input ranges— $\pm 2.5\text{V}$ ,  $\pm 5\text{V}$ ,  $\pm 10\text{V}$ ,  $0$  to  $+10\text{V}$ , and  $0$  to  $+20\text{V}$  are available, and the digital output data is available in parallel and serial format. All digital outputs and inputs are TTL-compatible. Standard power supply voltages ( $\pm 15\text{VDC}$  and  $+5\text{VDC}$ ) are required.

Three electrical performance grades are available. The premium grade and the "V" operate from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  and are designed for military, aerospace, and demanding industrial applications. The U grade is specified from  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  and from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Applications include test

equipment, shipboard, and ground support equipment where operation is normally between  $-25^{\circ}\text{C}$  and  $+85^{\circ}\text{C}$  and full temperature range operation must be assured.

The ADC87/883B Series is manufactured on a separate Hi-Rel manufacturing line with impeccable clean room conditions which assures inherent quality and provides for long product life. The ADC87 is hermetically-sealed in a metal, welded, dual-in-line package.


Two product assurance levels are available: Standard, and /883B. The Standard product assurance level offers Hi-Rel manufacturing where many MIL-STD-883 screens are performed routinely. The /883B product assurance level, /883B suffix, offers Hi-Rel manufacturing, 100% screening per MIL-STD-883B method 5008 and 10% PDA. Quality assurance further processes /883B devices, by performing group A and B inspections on each inspection lot and group C and D inspections periodically and when specified on the customer's purchase order. A report containing the most recent group A, B, C, and D tests is available for a nominal charge.

## DETAILED SPECIFICATION MICROCIRCUITS, LINEAR ANALOG-TO-DIGITAL CONVERTER HYBRID, SILICON

### 1. SCOPE

1.1 Scope. This specification covers the detailed requirements for a precision 12-bit, integrated circuit, analog-to-digital converter.

1.2 Part number. The complete part number is as shown below.



1.2.1 Device type. The device is a single, 12-bit, analog-to-digital converter. There are two electrical performance grades. The premium grade has no grade designation in the part number and features specifications and tests from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . The V grade has a V grade designation in the part number and features specifications and tests from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . The U grade has a U grade designation in the part number and features specifications and tests from  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , and specifications from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

Electrical specifications are shown in Table I. Electrical tests are shown in Tables II and III.

1.2.2 Device class. The device class is similar to the hybrid class (class B) product assurance level, as defined in MIL-M-38510. The Hi-Rel product designator portion of the part number distinguishes the product assurance levels as follows:

Hi-Rel Product Designator	Requirements
/883B	Standard model, plus 100% MIL-STD-883, method 5008, Class B screening with 10% PDA, plus quality conformance inspection (QCI) consisting of Groups A and B performed on each inspection lot, plus Groups C and D performed per the requirements of MIL-STD-883.
(none)	Standard model including 100% electrical testing.

1.2.3 Case outline. The case outline is as defined in Figure 1. The case is metal and is conductive.

#### 1.2.4 Absolute maximum ratings.

Supply voltage, $V_{CC}$	$\pm 18\text{VDC}$
Supply voltage, $V_{DD}$	$+7\text{VDC}$
Analog inputs (pins 24 and 25)	$\pm 25\text{VDC}$
Buffer input	$\pm 18\text{VDC}$
Digital inputs	$+5.5\text{VDC}$
Storage temperature range	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Lead temperature (soldering, 60sec)	$+300^{\circ}\text{C}$
Junction temperature	$T_j = 175^{\circ}\text{C}$

#### 1.2.5 Recommended operating conditions.

Supply voltage range	$V_{CC}: \pm 14.5\text{VDC}$ to $\pm 15.5\text{VDC}$ $V_{DD}: +4.75\text{VDC}$ to $+5.25\text{VDC}$
Case temperature range	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$

#### 1.2.6 Power and thermal characteristics.

Package	Case outline	Maximum allowable power dissipation	Maximum $\theta_{J-C}$	Maximum $\theta_{C-A}$	Maximum $\theta_{J-A}$
32-lead can	Figure 1	1500mW at $T_A = 125^{\circ}\text{C}$	$7^{\circ}\text{C/W}$	$25^{\circ}\text{C/W}$	$32^{\circ}\text{C/W}$

## 2. APPLICABLE DOCUMENTS

2.1 The following documents form a part of this specification to the extent specified herein.  
**SPECIFICATION**

**MILITARY**

MIL-M-38510 - Microcircuits, General Specification for.

**STANDARD**

**MILITARY**

MIL-STD-883 - Test Methods and Procedures for Microcircuits.

## 3. REQUIREMENTS

3.1 **General.** Burr-Brown uses production and test facilities and a quality and reliability assurance program adequate to assure successful compliance with this specification.

3.1.1 **Detail specifications.** The individual item requirements are specified herein. In the event of conflicting requirements, the order of precedence will be the purchase order, this specification, and then the reference documents.

3.1.2 **Country of manufacture.** These microcircuits are manufactured, assembled, and tested within the United States of America.

3.2 **Design, construction, and physical dimensions.**

3.2.1 **Package, metals, and other materials.** The package is in accordance with paragraph 3.5.1 of MIL-M-38510, except that organic and polymeric materials may be used for substrate and die attach. The exterior metal surfaces are corrosion resistant. The other materials are nonnutritive to fungus as specified in MIL-M-38510.

3.2.2 **Design documentation.** The design documentation is in accordance with MIL-M-38510.

3.2.3 **Internal conductors and internal lead wires.** The internal conductors and internal lead wires are in accordance with MIL-STD-38510.

3.2.4 **Lead material and finish.** The lead material is kovar type (type A). The lead finish is gold plate with nickel underplating. The lead material and finish is in accordance with MIL-M-38510 and is solderable per MIL-STD-883, method 2003.

3.2.5 **Glassivation.** All dice utilized are glassivated.

3.2.6 **Die thickness.** The die thickness is in accordance with MIL-M-38510.

3.2.7 **Physical dimensions.** The physical dimensions are in accordance with paragraph 1.2.3 herein.

3.2.8 **Circuit diagram and terminal connection.** The circuit diagram and terminal connections are shown in Figure 2.

3.3 **Electrical performance characteristics.** The electrical performance characteristics are as specified in Table I and apply over the full operating case temperature range of -55°C to +125°C unless otherwise specified.

3.3.1 **Input Range.** The analog input range is as specified in Table V when externally connected as shown therein.

3.3.2 **Output Code.** Coding is complementary binary. The digital output codes corresponding to analog input voltages are shown in Table VI.




FIGURE 1. Case Outline (Triple-Wide DIP Configuration).



ADC87/883B SERIES




FIGURE 2. Circuit Diagram and Terminal Connections (Bottom View).

**3.3.3 Transfer Function.** An A/D converter represents an analog input voltage in a digital output format. The converter resolves the analog input into 12 bits of resolution, or  $2^{12}$ , or 4096 voltage segments. For each voltage segment there is a unique digital output code.

The ideal transfer curve, as shown in Figure 3, is a "stair-case" connecting the extremes of the analog input range. Minus full scale (-FS) corresponds to digital 1111 1111 1111, the first transition occurs at  $-FS + 1/2LSB$ , each bit is  $1LSB$  wide, and  $+FS - 1LSB$  corresponds to digital 0000 0000 0000. An ideal straight line connects each end point and the center of each bit. A best fit straight line is parallel to the ideal straight line and biased to minimize linearity errors. Note, the coding is complementary.





FIGURE 3. Ideal A/D Converter Transfer Function.

The 'basic' converter is unipolar in design; that is, 0VDC analog input produces one digital extreme and plus full scale VDC produces the other digital extreme. There are two unipolar input ranges. For bipolar operation, a bias (bipolar offset) is introduced into the input such that 0VDC analog input produces midscale digital output. This allows plus and minus analog inputs (see Figure 3). There are three bipolar input ranges.

The errors from the best fit transfer function are specified in Table I. Linearity and Differential Linearity are the most meaningful ADC87 accuracy indicators, as they are not externally adjustable. They are factory laser-trimmed. Zero error and gain error are laser-trimmed and may be externally nulled if necessary for the application. The inherent quantization uncertainty due to resolving or quantizing the analog input into bits is  $\pm 1/2\text{LSB}$ .

3.3.4 Timing Considerations. The timing diagram is shown in Figure 4. A start convert, positive going pulse, initiates a conversion. The most significant bit (MSB) is determined during the second clock pulse, and each successive bit is determined during the next 11 clock pulses. When conversion is complete, Status output drops to Logic 0. Digital output data is available in parallel or serial format. Serial output data may be strobed out bit-by-bit, during the clock period after the bit is determined. If desired, an external clock may be used. Further information is available in Applications Information, paragraph 7.



1. Start Convert must be at least 50nsec wide and must remain low during conversion. Conversion is initiated by the Start Convert trailing edge. Once a conversion has begun, a second start pulse will not reset the converter.
2. Parallel data will be valid 140nsec after status goes low and remains valid until another conversion is initiated.
3. Serial data will be valid 140nsec after an internal clock rising edge and 200nsec after an external clock falling edge.
4. When using an external clock, conversion is initiated by the falling edge of the first clock pulse following status going low. The converter will continuously convert.


FIGURE 4. Timing Diagram.

3.3.5 Zero error and gain error adjustment. Zero error and gain error may be externally nulled using the circuits shown in Figure 6. See Applications Information, paragraph 7.4.

3.3.6 Required external connections. For specified accuracy and speed, connect Clock Rate, pin 17, to 0VDC, pin 15. For a 12-bit conversion cycle, connect Short Cycle, pin 14, to Logic 1, pin 16. See Applications Information, paragraph 7, for additional information.

3.4 Electrical test requirements. Electrical test requirements are as specified in Table II. The subgroups of Table III which constitute the minimum electrical test requirements for screening, qualification, and quality conformance, are specified in Table II.

3.5 Marking. Marking is in accordance with MIL-M-38510. The following marking is placed on each microcircuit as a minimum.

- a. Index point
- b. Part number (see paragraph 1.2)
- c. Inspection lot identification code <sup>1/</sup>
- d. Manufacturer's identification (  )
- e. Manufacturer's designating symbol (CEBS)
- f. Country of origin

3.6 Workmanship. These microcircuits are manufactured, processed, and tested in a careful and workmanlike manner. Workmanship is in accordance with good engineering practices, workmanship instructions, inspection and test procedures, and training, prepared in fulfillment of Burr-Brown's product assurance program.

3.6.1 Rework provisions. Rework provisions, including rebonding for the /883B Hi-Rel product designation, are in accordance with MIL-M-38510.

3.7 Traceability. Traceability, for /883B, is in accordance with MIL-M-38510. Each microcircuit is traceable to the production lot and to the component vendor's component lot. Reworked or repaired microcircuits maintain traceability.

3.8 Product and process change. Burr-Brown will not implement any major change to the design, materials, construction, configuration, or manufacturing process which may affect the performance, quality, reliability or interchangeability of the microcircuit without full or partial requalification.

3.9 Screening. Screening, for the /883B Hi-Rel product designation, is in accordance with MIL-STD-883, method 5008, class B, except as modified in paragraph 4.3 herein.

Screening for the standard model includes Burr-Brown QC4118 internal visual inspection and stabilization bake, fine leak, gross leak, burn-in (72 hours performed pre-seal), constant acceleration (condition A), temperature cycle, and external visual inspection per MIL-STD-883, method 5008, class B.

For the /883B Hi-Rel product designation, all microcircuits will have passed the screening requirements prior to qualification or quality conformance inspection.

3.10 Qualification. Qualification is not required. See paragraph 4.2 herein.

3.11 Quality conformance inspection. Quality conformance inspection, for the /883B Hi-Rel product designation, is in accordance with MIL-M-38510, except as modified in paragraph 4.4 herein. The microcircuit inspection lot will have passed quality conformance inspection prior to microcircuit delivery.

<sup>1/</sup> A 4-digit date code, indicating year and week of seal, and a 4- or 5-digit lot identifier are marked on each microcircuit.

TABLE I. Electrical Performance Characteristics.

(T<sub>A</sub> = -55°C to +125°C, Supply Voltages ±15VDC and +5VDC, unless otherwise specified.)

Characteristics	Conditions	Limits									Units
		ADC87/883B ADC87			ADC87V/883B ADC87V			ADC87U/883B ADC87U			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>RESOLUTION</b>		12			*			*			Bits
<b>ANALOG INPUTS</b>											
Input Voltage Ranges		0 to +5, 0 to +10				*			*		V
Unipolar		±2.5, ±5, ±10				*			*		V
Bipolar						*			*		
Direct Input Impedance						*			*		kΩ
0 to +5V, ±2.5V			2.5			*			*		kΩ
0 to +10V, ±5V			5			*			*		kΩ
±10V			10			*			*		kΩ
Buffer Amplifier						*			*		%
Gain Accuracy			±0.01			*			*		Ω
Input Impedance	T <sub>A</sub> = +25°C		10 <sup>12</sup>			*			*		nA
Input Bias Current	T <sub>A</sub> = +25°C		80			*			*		mV
Offset Voltage	T <sub>A</sub> = +25°C		1	5		*			*		μsec
Settling Time	20V step to ±0.01% FSR		3			*			*		
<b>DIGITAL INPUTS</b>											
Start Convert Command 1/ Positive Pulse Width		50			*			*			nsec
Logic Loading				1		*		*			TTL Load 2/ TTL Load
Short Cycle Logic Loading				1		*		*			
Logic Levels (all digital inputs)					*			*			V
Logic "1"		2				*		*			V
Logic "0"				0.8		*		*			
<b>DIGITAL OUTPUTS</b>											
Parallel Data Coding 3/ Unipolar Ranges			CSB		*			*			TTL Loads
Bipolar Ranges			COB, CTC		*			*			
Output Drive		2			*			*			
Serial Data Coding (NRZ) 3/ Output Drive		2	CSB, COB		*		*	*			TTL Loads
Status Bit Coding					Logic 1 During Conversion			*			TTL Loads
Output Drive		2			*			*			TTL Loads
Internal Clock Output Drive		2			*			*			TTL Loads
Logic Levels (all outputs)					*			*			V
Logic "1"		2.4			*			*			V
Logic "0"				0.4		*		*			
<b>TRANSFER CHARACTERISTICS**</b>											
Zero Error, Bipolar 4/ (Bipolar Major Transition Error)	+25°C -25°C to +85°C -55°C to +125°C		±0.02	±0.05	*	*		*	±0.05	±0.07 ±0.15 ±0.3	% FSR 5/ % FSR % FSR
Full Scale Absolute Accuracy Error 4/ Bipolar 6/ Gain Error 4/ Drift 7/	+25°C -25°C to +85°C +25°C +25°C Drift 7/		±0.05 ±0.05 ±0.05 ±10	±0.1 ±0.1 ±0.1 ±15	*	*		*	±0.1 ±0.1 ±0.1 ±0.1	±0.15 ±0.25 ±0.25 ±0.25	% FSR % FSR % ppm/°C
Zero Error, Unipolar 4/	+25°C -25°C to 85°C -55°C to +125°C		±0.10 ±0.15	±0.15 ±0.2	*	*		*	±0.15 ±0.15	+0.2 ±0.3 ±0.6	% FSR % FSR % FSR
Full Scale Absolute Accuracy Error Unipolar 4/	+25°C -25°C to +85°C -55°C to +125°C		±0.1 ±0.2	±0.2 ±0.3	*	*		*	±0.2 ±0.2	±0.25 ±0.4 ±0.9	% FSR % FSR % FSR
Linearity Error	+25°C -25°C to +85°C -55°C to +125°C Drift		±1/4 ±1/2	±1/2 ±1 ±2	*	*		*	±1/2	±1 ±4 *	LSB 8/ LSB LSB ppm of FSR/°C
Inherent Quantization Uncertainty Differential Linearity Error	+25°C -25°C to +85°C -55°C to +125°C Drift		±1/2 ±1/4	±1/2 ±1	*	*		*	*	±1 ±1 ±3	LSB LSB LSB ppm of FSR/°C

**TABLE I. Electrical Performance Characteristics (cont).**

(T<sub>A</sub> = -55°C to +125°C, Supply Voltages ±15VDC and +5VDC, unless otherwise specified.)

Characteristics	Conditions	Limits									Units
		ADC87/883B ADC87			ADC87V/883B ADC87V			ADC87U/883B ADC87U			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
No Missing Codes		-55		+125	*	*	*	-25	*	+85	°C
Monotonicity		-65		+125	*	*	*	*	*	*	°C
Zero Adjustment Range		0.3	0.4		*	*		*	*		% FSR
Gain Adjustment Range		0.5	0.55		*	*		*	*		% FSR
<b>DYNAMIC CHARACTERISTICS**</b>											
Conversion Time <sup>9/</sup> Internal Clock Frequency <sup>9/</sup>		1.5	1.6	10	*	*	*	*	*	*	μsec MHz
<b>REFERENCE</b>											
Internal Reference Voltage Drift	-55°C to +125°C -25°C to +85°C	6.0	+6.3 ±5	6.6	*	*	*	*	*	*	V ppm/°C
External Current				200	*	*	*	*	±5	*	ppm/°C μA
<b>POWER SUPPLY</b>											
Power Supply Range					*	*	*	*	*	*	V
±15V Supply		±14.5	±15	±15.5	*	*	*	*	*	*	V
+5V Supply		+4.75	+5	+5.25	*	*	*	*	*	*	V
Quiescent Current					*	*	*	*	*	*	mA
+15V			35	45	*	*	*	*	*	*	mA
-15V			35	45	*	*	*	*	*	*	mA
+5V			40	50	*	*	*	*	*	*	mA
Power Consumption	Quiescent		1300	1500	*	*	*	*	*	*	mW
Power Supply Rejection					*	*	*	*	*	*	% FSR/%V <sub>CC</sub>
+15VDC			±0.002		*	*	*	*	*	*	% FSR/%V <sub>CC</sub>
-15VDC			±0.002		*	*	*	*	*	*	% FSR/%V <sub>CC</sub>
+5VDC			±0.001		*	*	*	*	*	*	% FSR/%V <sub>CC</sub>
<b>THERMAL CHARACTERISTICS</b>											
Operating Temperature Range	Ambient	-55		+125	*	*	*	*	*	*	°C
Storage Temperature Range	Ambient	-65		+150	*	*	*	*	*	*	°C
Thermal Impedance					*	*	*	*	*	*	°C/W
Case to Ambient, θ <sub>CA</sub>			20		*	*	*	*	*	*	°C/W
Junction to Case, θ <sub>JC</sub>			5		*	*	*	*	*	*	°C

\* Specifications the same as ADC87/883B.

\*\* Transfer and dynamic characteristics are specified without the optional buffer amplifiers.

**NOTES:**

- 1/ Trailing edge (logic 1 to logic 0) initiates conversion.
- 2/ A TTL Load is defined as 40μA max at V<sub>IN</sub> = 2.4VDC (logic 1) and -1.6mA max at V<sub>IN</sub> = 0.4VDC (logic 0).
- 3/ CSB = Complementary Straight Binary; COB = Complementary Offset Binary; CTC = Complementary Two's Complement. Serial and parallel output data is in Nonreturn to Zero (NRZ) format. See Output Coding and Timing Diagram.
- 4/ Externally adjustable to zero. This specification is without external adjustment.
- 5/ FSR = Full Scale Range. The ±10V analog input range is a 20V FSR. The ±5V or 0 to 10V input range is a 10V FSR.
- 6/ Applies to +Full Scale and to -Full Scale.
- 7/ Gain drift is defined as the absolute value of the change from +25°C to the hot temperature, plus the absolute value of the change from +25°C to the cold temperature, and that quantity is divided by the temperature span. This is a 3-point drift. The hot temperature change is usually greater than the cold temperature change.
- 8/ ±1LSB = ±0.024% FSR.
- 9/ Conversion time is defined as the width of the status pulse. It is specified using the internal clock, with Clock Rate, pin 17, connected to 0VDC and Short Cycle, pin 14, connected to logic 1.

**TABLE II. Electrical Test Requirements.**

(The individual tests within the subgroups appear in Table III.)

Models	ADC87/883B ADC87V/883B	ADC87 ADC87V	ADC87U/883B	ADC87U
<b>MIL-STD-883 Test Requirements (Hybrid Class)</b>			Subgroups (see Table III).	
Interim electrical parameters (preburn-in) (method 5008)	1, 4, 7	1, 4, 7	1, 4, 7	1, 4, 7
Final electrical test parameters (method 5008)	1*, 2, 3, 4, 5, 6, 7	1, 2, 3, 4, 5, 6, 7	1*, 2U, 3U, 4, 7	1, 2U, 3U, 4, 7
Group A test requirements (method 5008)	1, 2, 3, 4, 5, 6, 7	—	1, 2U, 3U, 4, 7	—
Group C end point electrical parameters (method 5008)	1	—	1	—

\* PDA applies to subgroup 1 (see 4.3.d).

TABLE III. Group A Inspection.

Subgroup	Parameters	Conditions <sup>1/</sup>	Limits						Units
			ADC87/883B ADC87		ADC87V/883B ADC87V		ADC87U/883B ADC87U		
			Min	Max	Min	Max	Min	Max	
1 T <sub>A</sub> = +25°C	Zero error, bipolar <sup>2/</sup> Full scale error, -FS bipolar <sup>2/</sup> Full scale error, +FS bipolar <sup>2/</sup> Gain error <sup>2/</sup> Linearity error Differential linearity error <sup>4/</sup> No missing codes Internal reference voltage Zero error, unipolar <sup>2/</sup> Full scale error, unipolar <sup>2/</sup> Gain error, unipolar <sup>2/</sup>	±10V range <sup>3/</sup> ±10V range <sup>3/</sup> ±10V range <sup>3/</sup> ±10V range ±10V range ±1/2 ±1/2 0 to +10V range <sup>3/</sup> 0 to +10V range <sup>3/</sup> 0 to +10V range	Pass +6.0 0	±10 ±20 ±20 ±20 ±1/2 ±1/2 +6.6 ±20 ±10	*	*	±14 ±30 ±30 *	mV mV mV mV LSB LSB Pass/fail V mV mV mV	
2 T <sub>A</sub> = +125°C	Zero error, bipolar Full scale error, -FS bipolar <sup>2/</sup> Full scale error, +FS bipolar <sup>2/</sup> Gain drift Linearity error Differential linearity error No missing codes	±10V range <sup>3/</sup> ±10V range <sup>3/</sup> ±10V range <sup>3/</sup> See subgroup 3	Pass	±20 ±40 ±40 ±1 ±1	*	*	*	mV mV mV LSB LSB Pass/fail	
2U T <sub>A</sub> = +85°C	Zero error, bipolar <sup>2/</sup> Full scale error, -FS bipolar <sup>2/</sup> Full scale error, +FS bipolar <sup>2/</sup> Gain drift Linearity error Differential linearity error No missing codes	±10V range <sup>3/</sup> ±10V range <sup>3/</sup> ±10V range <sup>3/</sup> See subgroup 3U					±30 ±50 ±50 Pass ±1 ±1	mV mV mV LSB LSB Pass/fail	
3 T <sub>A</sub> = -55°C	Zero error, bipolar <sup>2/</sup> Full scale error, -FS bipolar <sup>2/</sup> Full scale error, +FS bipolar <sup>2/</sup> Gain drift Linearity error Differential linearity error No missing codes	±10V range <sup>3/</sup> ±10V range <sup>3/</sup> ±10V range <sup>3/</sup> <sup>5/</sup>	Pass	±20 ±40 ±40 ±54 ±1 ±1	*	*	*	mV mV mV mV LSB LSB Pass/fail	
3U T <sub>A</sub> = -25°C	Zero error, bipolar <sup>2/</sup> Full scale error, -FS bipolar <sup>2/</sup> Full scale error, +FS bipolar <sup>2/</sup> Gain drift Linearity error Differential linearity error No missing codes	±10V range <sup>3/</sup> ±10V range <sup>3/</sup> ±10V range <sup>3/</sup> <sup>8/</sup>					±30 ±50 ±50 ±33 ±1 ±1 Pass	mV mV mV mV LSB LSB Pass/fail	
4 T <sub>A</sub> = +25°C	Conversion time			10	*	*	*	µsec	
5 T <sub>A</sub> = +125°C	Conversion time			10	*	*	*	µsec	
6 T <sub>A</sub> = -55°C	Conversion time			10	*	*	*	µsec	
7 T <sub>A</sub> = +25°C	Quiescent Current +V <sub>CC</sub> -V <sub>CC</sub> V <sub>DD</sub> Power consumption Zero adjustment range Gain adjustment range MSB inverted output Serial output	No load, all bits logic 1  Quiescent ±10V range ±10V	Pass Pass Pass Pass	45 45 50 1500 ±60 ±100	*	*	*	mA mA mA mW mV mV Pass/fail Pass/fail	

\* Specifications the same as ADC87/883B.

NOTES:

<sup>1/</sup> ±V<sub>CC</sub> = 15VDC, V<sub>DD</sub> = 5VDC, no load, without the optional buffer amplifier, unless otherwise specified. The internal clock is used. Clock Rate, pin 17, is connected to 0VDC. Short Cycle, pin 14, is connected to logic 1.

<sup>2/</sup> Without external adjustment.

<sup>3/</sup> For the ±10V range: bipolar +FS is ideally at +9.995117VDC; bipolar zero is ideally at 0.000VDC; bipolar -FS is ideally at -10.000VDC. For the 0 to +10V range: unipolar +FS is ideally at +9.997559VDC; unipolar zero is ideally at 0.000VDC. Refer to Figure 3 and Table V.

<sup>4/</sup> Monotonicity is assured by differential linearity ≤ ±1LSB.

<sup>5/</sup> The absolute value of the gain change from +25°C to +125°C is added to the absolute value of the gain change from +25°C to -55°C. This provides a 3-point drift.

<sup>6/</sup> The absolute value of the gain change from +25°C to +85°C is added to the absolute value of the gain change from +25°C to -25°C. This provides a 3-point drift.

TABLE IV. Analog Input Range Selection Connections.

Input Range	DIRECT INPUT						BUFFERED INPUT				
	Input Signal to Pin	Input Impedance	Required External Pin Connections				Input Signal to Pin	Input Impedance	Required External Pin Connections		
			30 to 26	29 open	23 to 22	22 to 25			29 to 24	23 to 22	22 to 25
±2.5V	24	2.5kΩ	30 to 26	29 open	23 to 22	22 to 25	30	50MΩ	29 to 24	23 to 22	22 to 25
±5V	24	5kΩ	30 to 26	29 open	23 to 22		30	50MΩ	29 to 24	23 to 22	
±10V	25	10kΩ	30 to 26	29 open	23 to 22		30	50MΩ	29 to 25	23 to 22	
0 to +5V	24	2.5kΩ	30 to 26	29 open	23 to 26	22 to 25	30	50MΩ	29 to 24	23 to 26	22 to 25
0 to +10V	24	5kΩ	30 to 26	29 open	23 to 26		30	50MΩ	29 to 24	23 to 26	

TABLE V. Ideal Analog Input Voltage vs Digital Output Code.

Input Range	DIGITAL OUTPUT CODE					
	MSB	LSB	MSB	LSB	MSB	LSB
	1111 1111 1111		0111 1111 1111		0000 0000 0000	1LSB
±2.5V	-2.500V		0V		+2.498779V	1.2207mV
±5V	-5.000V		0V		+4.997559V	2.4414mV
±10V	-10.000V		0V		+9.995117V	4.8828mV
0 to +5V	0V		+2.500V		+4.998779V	1.2207mV
0 to +10V	0V		+5.000V		+9.997559V	2.4414mV

NOTE:

Analog voltages are the center of the bit range. Transitions occur 1/2LSB before and 1/2LSB after the bit center.

4. PRODUCT ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures are in accordance with MIL-M-38510 and MIL-STD-883, method 5008, class B, except as modified herein.

4.2 Qualification. Qualification is not required unless specified by contract or purchase order. When so required, qualification will be in accordance with the inspection routine of MIL-M-38510, paragraph 4.4.2.1. The inspections to be performed are those specified herein for groups A, B, C, and D inspections (see paragraphs 4.4.1, 4.4.2, 4.4.3, and 4.4.4).

Burr-Brown has performed and successfully completed qualification inspection as described above. the qualification report is available from Burr-Brown.

4.3 Screening. Screening for the /883B Hi-Rel product designation is in accordance with MIL-STD-883, method 5008, class B, and is conducted on all devices. The following additional criteria apply:

- a. Constant acceleration test (MIL-STD-883, method 2001) is test condition A, Y<sub>1</sub> axis only.
- b. Interim and final electrical test parameters are specified in Table II. The interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
- c. Burn-in test (MIL-STD-883, method 1015) conditions:
  - (1) Test condition B
  - (2) Test circuit is Figure 5 herein
  - (3) T<sub>A</sub> = 125°C minimum
  - (4) Test duration is 160 hours minimum

- d. Percent defective allowable (PDA). The PDA, for the /883B Hi-Rel product designation only, is 10 percent and includes both parametric and catastrophic failures. It is based on failures from group A, subgroup 1 test after cool-down as final electrical test in accordance with MIL-STD-883, method 5008, and with no intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from preburn-in screening may be excluded from the PDA. If interim electrical parameter tests prior to burn-in are omitted, all screening failures shall be included in the PDA. The verified failures of group A, subgroup 1 after burn-in in that lot are used to determine the percent defective for that lot, and the lot is accepted or rejected based on the PDA.
- e. External visual inspection need not include measurement of case and lead dimensions.




FIGURE 5. Test Circuit, Burn-in and Operating Life Test.

4.4 Quality conformance inspection. Groups A and B inspections of MIL-STD-883, method 5008, are performed on each inspection lot. Groups C and D inspections of MIL-STD-883, method 5008, are performed as required by MIL-STD-883. A report of the most recent groups C and D inspections is available from Burr-Brown.

4.4.1 Group A inspection. Group A inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, and as specified in Table II herein.

4.4.2 Group B inspection. Group B inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, class B.

4.4.3 Group C inspection. Group C inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, class B, and as follows:

- a. Operating life test (MIL-STD-883, method 1005) conditions:

- (1) Test conditions B
- (2) Test circuit is Figure 5 herein
- (3)  $T_A = 125^\circ\text{C}$  minimum
- (4) Test duration is 1000 hours minimum

- b. End point electrical parameters are specified in Table II herein.

4.4.4 Group D inspection. Group D inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008.

4.5 Methods of examination and test. Methods of examination and test are specified in the appropriate tables. Electrical test circuits are as prescribed herein or in the referenced test methods of MIL-STD-883.

4.5.1 Voltage and current. All voltage values given are referenced to the external zero reference level of the supply voltage. Currents given are conventional current and positive when flowing into the referenced terminal.

4.6 Inspection of preparation for delivery. Inspection of preparation for delivery is in accordance with MIL-M-38510, except that the rough handling test does not apply.



5. PREPARATION FOR DELIVERY

5.1 Preservation-packaging and packing. Microcircuits are prepared for delivery in accordance with MIL-M-38510.

6. NOTES

6.1 Notes. The notes specified in MIL-M-38510 are applicable to this specification.

6.2 Intended use. Microcircuits conforming to this specification are intended for use in applications where the use of screened parts is desirable.

6.3 Ordering data. The contract or order should specify the following:

- a. Complete part number (see paragraph 1.2).
- b. Requirements for certificate of compliance, if desired.

6.4 Definitions.

Full Scale Absolute Accuracy Error. Full scale absolute accuracy error is the difference between the ideal and the actual, unadjusted, analog input voltage at the full scale points. It applies to unipolar plus full scale, bipolar minus full scale, and bipolar plus full scale. Absolute accuracy includes zero, gain, linearity, and noise errors and, when specified over temperature, includes the drifts of these errors. It is measured at the first or last transition, as appropriate. The error is expressed in LSBs or % of FSR.

Bipolar Zero Error. Bipolar zero error is the difference between the ideal and the actual analog input voltage for the digital output code 0111 1111 1111. It is measured at the 1000 0000 0000 to 0111 1111 1111 transition which ideally occurs at 0VDC -1/2LSB.

Bipolar zero error is also known as bipolar major transition error.

Unipolar Zero Error. Unipolar zero error is the difference between the ideal and the actual analog input voltage for the digital output code 1111 1111 1111 (unipolar). It is measured at the 1111 1111 1111 to 1111 1111 1110 transition which ideally occurs at 0VDC +1/2LSB.

Gain Error. Gain error is the difference between the ideal and the actual analog input voltage span. It applies to both unipolar and bipolar input ranges. It is measured between the first transition and the last transition which is ideally FSR -2LSB.

Gain error in some literature describes what is defined herein to be unipolar full scale error and bipolar plus full scale error.

Offset Error. This term is not used with the ADC87. Offset error in some literature describes what is defined herein to be unipolar zero error and/or bipolar minus full scale error.

Linearity Error. Linearity error is the difference between the ideal and the actual bit transition when zero error and gain error equal zero.

Differential Linearity Error. Differential linearity error is the difference between the ideal and the actual bit step width. Zero differential linearity error means each bit step width is 1LSB. A maximum differential linearity error of  $\pm 1/2$ LSB means a bit step width may be between 1/2LSB and 3/2LSB.

Monotonicity. Monotonicity is the condition where the digital output code remains the same or increases for an increasing analog input signal.

Quantization Uncertainty. Quantization uncertainty is the inherent uncertainty of being able to determine the analog voltage which produces a digital code. Because the analog input voltage is divided or quantized into a finite number of bits, each digital code represents an analog voltage span equal to 1LSB. Quantization uncertainty is  $\pm 1/2$ LSB. Its magnitude may be reduced only by using a higher resolution converter.

6.5 Microcircuit group assignment. These microcircuits are Technology Group I as defined in MIL-M-38510, Appendix E.

6.6 Electrostatic sensitivity. These microcircuits may be damaged by electrostatic discharge. Electrostatic sensitive precautions should be observed at all times.

## 7. APPLICATIONS INFORMATION

**7.1 Layout.** To produce clean, noise-free, accurate conversions, high frequency layout techniques should be used. Wide, low inductance conductor patterns, short and direct external component leads, power supply decoupling, and a ground plane are recommended. Long runs should be avoided. Coupling and runs, which might cause input-to-output coupling, should be avoided. High impedance points should be given special consideration. The input to the buffer, the comparator input (particularly sensitive) and the external adjustment pins are sensitive. Shielding by Analog Common or  $\pm 15\text{VDC}$  supply patterns may be helpful.

**7.2 Grounding.** A ground plane under the ADC87 is recommended.

Analog Common (pin 26) and Digital Common (pin 15) must be connected together and to the analog system ground. Preferably, connect both commons directly to the ground plane under the ADC87. If these commons must be run separately, use wide conductor patterns and connect a  $0.01\mu\text{F}$  ceramic capacitor between the commons at the unit. The case is connected to Digital Common, pin 15.


**7.3 Power Supply Decoupling.** For optimum performance and noise rejection, each power supply should be decoupled by connecting a  $1\mu\text{F}$  tantalum capacitor and a  $0.01\mu\text{F}$  ceramic capacitor from each power supply to the ground plane. Locate the capacitors close to the converter.

**7.4 Optional External Zero and Gain Adjustments.** The ADC87 zero error and gain error are factory laser-trimmed to position the staircase transfer function within Table I specifications. Optionally, two adjustments null zero error and gain error (see Figure 6).

Zero adjustment moves the entire staircase left-to-right. For unipolar ranges,  $-\text{FS}, 0\text{VDC}$ , is nulled. For bipolar ranges, midscale,  $0\text{VDC}$ , is nulled. (Alternately, bipolar  $-\text{FS}$  may be nulled.)

Gain adjustment adjusts the span of the staircase. Adjustment effectively rotates the staircase about  $-\text{FS}$ . For unipolar and bipolar ranges, zero adjustment should be made first, then  $+\text{FS}$  error is nulled.

Adjustments should be made after a 10 minute warm-up. Fixed, selected resistors may be substituted for the potentiometers after the adjustments have been determined, if desired. If adjustments are not used, pin 22 (zero adjust) should only be connected as required for analog input range selection and pin 27 (gain adjust) should be either grounded (recommended) or open.



**Notes:**

- 1/ Locate as close as possible to the converter to minimize noise pickup.
- 2/ 5% carbon composition or better.
- 3/ Use multi-turn potentiometers with  $100\text{ppm}/^\circ\text{C}$  TCR or less to minimize drift with temperature.
- 4/ An attenuator network may be substituted for the series resistor for lower impedance and lower noise susceptibility.

FIGURE 6. Optional External Zero and Gain Adjustment Circuits.

**7.4.1 Zero Adjustment Procedure.** For the selected unipolar range, apply the analog input voltage at which the 1111 1111 1111 to 1111 1111 1110 transition ideally occurs,  $0VDC + 1/2LSB$ . While continuously converting, adjust the zero potentiometer until the transition “flickers”.

For the selected bipolar range, apply the analog input voltage at which the 1000 0000 0000 to 0111 1111 1111 transition ideally occurs,  $0VDC - 1/2LSB$ . While continuously converting, adjust the zero potentiometer until the transition “flickers”.

**7.4.2 Gain Adjustment Procedure.** Make zero adjustment first. For all input ranges, apply the analog input voltage at which the 0000 0000 0001 to 0000 0000 0000 transition ideally occurs,  $+FS - 3/2LSB$ . While continuously converting, adjust the gain potentiometer until the transition “flickers”. For bipolar ranges, repeat zero and gain adjustments as they are interactive.

**7.5 Start Convert and Status.** To start a conversion, a positive pulse with a minimum pulse width of 50nsec must be applied to the Start Convert terminal, pin 21. The trailing edge (falling edge) resets the converter, starts the internal clock and initiates a conversion. The start convert input must remain logic 0 during conversion, as the internal clock is stopped by logic 1 and the output will be erroneous. Another start convert pulse during a conversion does not reset and restart a conversion; it may momentarily stop the internal clock and produce an erroneous output.

Status output, pin 20, is logic 1 during conversion. When a conversion is complete, Status drops to logic 0 and the internal clock is turned off. Refer to the timing diagram, Figure 4.

**7.6 Continuous Conversion.** The ADC87 will continuously convert, commencing a new conversion immediately after the last conversion, when wired to accept an external clock. See paragraph 7.8 and Timing Considerations, paragraph 3.3.4. Alternately, the internal clock may be used with a new start convert common every  $8.7\mu\text{sec}$  or slower.

**7.7 Internal Clock and Clock Rate.** The ADC87 is specified and tested using the internal clock. The internal clock is factory adjusted to 1.6MHz with Clock Rate, pin 17, connected to 0VDC (Digital Common). Under these conditions, the ADC87 will meet all the conversion speed and accuracy specifications.

The internal clock frequency may be increased or decreased by applying a positive or negative voltage to Clock Rate, pin 17 (see Figure 7). The circuits shown in Figure 8 may be used. Increasing the clock frequency decreases the conversion time; however, linearity errors increase as shown in Figures 9 and 10. Decreasing the clock frequency is accomplished by using a negative voltage or using an external clock (see paragraph 7.8).





FIGURE 7. Clock Rate Control Voltage.



- Notes:
- 1/ Use negative supply to decrease the clock frequency.
  - 2/ Pin 17 is not connected to OVDC when using clock rate adjustment potentiometer.
  - 3/ Multiturn potentiometer with 100ppm/°C TCR or less.

FIGURE 8. Clock Rate Adjustment, Optional.




FIGURE 9. Linearity vs Conversion Time.




FIGURE 10. Differential Linearity vs Conversion Time.

**7.8 External Clock.** An external clock may be used with the ADC87 for synchronization or special timing applications. The external clock frequency must be lower than the internal clock frequency. However, the internal clock frequency may be increased; see paragraph 7.7.

The external clock is connected to the Start Convert terminal, pin 21. The normal, start convert positive pulse signal is not required. The external clock must be a negative-going pulse, 100nsec to 200nsec wide, at a frequency lower than the internal clock. The falling edge (leading edge) of the external clock starts the internal clock. The internal clock completes one cycle, then ceases as the Start Convert terminal, pin 21, is logic 1 at that time. The next external clock falling edge turns on the internal clock again, for one cycle. The Clock Output signal, pin 19, displays the internal clock synchronized to the lower, external clock frequency. A conversion is complete and Status output drops to logic 0 after 13 clock pulses.

The converter will provide continuous conversions as long as the external clock signal is present. A conversion is complete when Status output drops to logic 0. Status remains logic 0 for one external clock period. The next conversion starts on the next falling edge of the external clock following conversion completion. Conversions cease when Start Convert input is logic 1.

A circuit to generate an external clock signal from a clock with an arbitrary duty cycle is shown in Figure 11. A circuit to generate an external clock signal from a convert command is shown in Figure 12.




FIGURE 11. Continuous Conversion Using External Clock with Arbitrary Duty Cycle.




FIGURE 12. Conversion Initiated by Convert Command Using Continuous External Clock.

7.9 **Short Cycle.** The ADC87 conversion cycle may be stopped prior to converting all 12 bits. This provides faster conversions to less resolution. For conversions to  $n + 1$  bits, connect the  $n + 1$  bit output to Short Cycle, pin 14. The remaining bits are truncated.

Table VI shows a complete cycle and a short cycle to 10 bits. For 10 bits the internal clock frequency has been increased to provide the minimum conversion time. See Clock Rate, paragraph 7.7.

TABLE VI. Short Cycle Connections.

Resolution (bits)	12	10
Short Cycle connect pin 14 to pin	15	16
Short Cycle connect pin 14 to pin	16	2
Conversion Speed $\mu$ sec, max	10	5



# DAC87/883B SERIES

## MODEL NUMBERS:

DAC87-CBI-V/B

DAC87U-CBI-V/B

DAC87-CBI-V

DAC87U-CBI-V

1/

REVISION E  
FEBRUARY, 1986

## 12-Bit -55°C to +125°C Military DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- HI-REL MANUFACTURE
- COMPLETELY SPECIFIED, -55°C to +125°C
- ACCURATE
  - ±1/2LSB max Linearity, over temperature
  - ±20ppm/°C max Gain Drift
  - ±0.2% Total Error, over temperature
  - Monotonic, over temperature
- MIL-STD-883 SCREENING
- DAC85 PIN-COMPATIBLE
- COMPLETE - INTERNAL REFERENCE AND OUTPUT AMPLIFIER

### DESCRIPTION

The DAC87/883B Series is a high performance, 12-bit TTL-compatible, -55°C to +125°C digital-to-analog converter in a metal, welded, hermetically sealed package, and it is manufactured on a separate hi-rel production line. It is pin-compatible with DAC85 converters and has five user-selected output ranges. Each DAC is a complete device with an internal output amplifier and an ultra-stable reference.

The DAC87/883B Series is designed for high accuracy, wide temperature applications. The total accuracy without external trim adjustments is ±0.1% of FSR, decreasing to only ±0.3% of FSR over -55°C to +125°C. With external offset and gain trim adjustments at +25°C, the total accuracy is less than ±0.2% of FSR over -55°C to +125°C. Gain drift is less than 20ppm/°C. Linearity error, contributed mostly by the internal current switches and resistive ladder, is reduced by laser trimming to less than ±1/2LSB over temperature. Differential linearity is less than ±1LSB over temperature thereby guaranteeing monotonicity from -55°C to +125°C.

There are two electrical performance grades and three product assurance levels allowing a wide application/budget choice. The DAC87-CBI-V model/grade features excellent performance from -55°C to +125°C and finds wide military, aerospace, and industrial applications. The DAC87U-CBI-V model/grade features excellent performance from -25°C to +85°C, and guarantees specifications from -55°C to +125°C. Applications include test equipment, shipboard, ground support, and shirt-sleeve environments where operation is between -25°C and +85°C but full temperature operation must be assured.

Two product assurance levels are available: standard; and /B (100% screened, plus PDA = 10%, plus Groups A and B testing on each inspection lot, plus Groups C and D performed initially, periodically, and when specified on the customer's purchase order). See paragraph I.2.2 for more details. Each device is manufactured in a hi-rel environment with clean room conditions which assures "built-in" quality.


1/ Current output models are also available. See DAC87-CBI-I Series Data Sheet.

# DETAILED SPECIFICATION MICROCIRCUITS, LINEAR DIGITAL-TO-ANALOG CONVERTER HYBRID, SILICON

## 1. SCOPE

1.1 Scope. This specification covers the detail requirements for a 12-bit, TTL-compatible, integrated circuit, digital-to-analog converter.

1.2 Part Number. The complete part number is as shown below.



1.2.1 Device type. The device is a single, 12-bit, digital-to-analog converter. The input coding is complementary binary. The device may be externally pin-connected for either Complementary Straight Binary (CSB) or Complementary Offset Binary (COB) coding (see Tables V and VI).

There are two electrical performance grades. The premium grade has no grade designation in the part number and features specifications and tests from -55°C to +125°C. The U grade has a U grade designation in the part number and features specifications and tests from -25°C to +85°C, and specifications from -55°C to +125°C.

Electrical specifications are shown in Table I; electrical tests are shown in Tables II and III.

1.2.2 Device class. The device class is similar to the hybrid class (class B) product assurance level, as defined in MIL-M-38510. The Hi-Rel product designator portion of the part number distinguishes the product assurance levels as follows:

Hi-Rel Product Designator	Requirements
/B	Standard model, plus 100% MIL-STD-883 Class B screening, with 10% PDA, plus quality conformance inspection (QCI) consisting of Groups A and B on each inspection lot, plus Groups C and D performed initially and as required by MIL-STD-883.
(none)	Standard model including 100% electrical testing.

1.2.3 Case outline. The case outline is as defined in Figure 1. The case is metal and is conductive.

1.2.4 Absolute maximum ratings.

Supply voltage, $V_{CC}$	±18VDC
Supply voltage, $V_{DD}$	0VDC to +18VDC
Data input voltage	-1VDC to +7VDC
Output short circuit duration	Unlimited <u>2</u>
Storage temperature range	-65°C to +150°C
Lead temperature (soldering, 60sec)	+300°C
Junction temperature	$T_J = 175^\circ\text{C}$

1/ Current output models are also available. See DAC87-CBI-I Series Data Sheet.

2/ Short circuit may be to ground only. Rating applies to 115°C case temperature or 65°C ambient temperature.

### 1.2.5 Recommended operating conditions.

Supply voltage range	$V_{CC}: \pm 14.5\text{VDC to } \pm 15.5\text{VDC}$ $V_{DD}: +4.75\text{VDC to } +5.25\text{VDC}$
Ambient temperature range	$-55^{\circ}\text{C to } +125^{\circ}\text{C}$

### 1.2.6 Power and thermal characteristics.

Package	Case outline	Maximum allowable power dissipation	Maximum $\theta$ J-C	Maximum $\theta$ J-A
24-lead can	Figure 1	1350mW at $T_A = 125^{\circ}\text{C}$	$7^{\circ}\text{C/W}_J$	$37^{\circ}\text{C/W}$

## 2. APPLICABLE DOCUMENTS

2.1 The following documents form a part of this specification to the extent specified herein.

### SPECIFICATION

#### MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

### STANDARD

#### MILITARY

MIL-STD-883 - Test Methods and Procedures for Microcircuits.

## 3. REQUIREMENTS

3.1 **General.** Burr-Brown uses production and test facilities and a quality and reliability assurance program adequate to assure successful compliance with this specification.

3.1.1. **Detail specifications.** The individual item requirements are specified herein. In the event of conflicting requirements, the order of precedence will be the purchase order, this specification, and then the reference documents.

3.1.2 **Country of manufacture.** These microcircuits are manufactured, assembled, and tested within the United States of America.

### 3.2 Design, construction, and physical dimensions.

3.2.1 **Package, metals, and other materials.** The package is in accordance with paragraph 3.5.1 of MIL-M-38510 except organic and polymeric materials may be used for substrate and die attach. The exterior metal surfaces are corrosion resistant. The other materials are nonnutrient to fungus as specified in MIL-M-38510.




FIGURE 1. Case Outline (Double-Wide DIP Configuration).

J/ Rating applies to normal device operation. For the output short circuit condition, the maximum  $\theta$ J-C of the output die of  $100^{\circ}\text{C}$  W must be applied to the output short circuit current.



3.2.2 Design documentation. The design documentation is in accordance with MIL-M-38510.

3.2.3 Internal conductors and internal lead wires. The internal conductors and internal lead wires are in accordance with MIL-M-38510.

3.2.4 Lead material and finish. The lead material is kovar type (type A). The lead finish is gold plate with nickel underplating. The lead material and finish is in accordance with MIL-M-38510 and is solderable per MIL-STD-883, method 2003.

3.2.5 Die thickness. The die thickness is in accordance with MIL-M-38510.

3.2.6 Physical dimensions. The physical dimensions are in accordance with paragraph 1.2.3 herein.

3.2.7 Circuit diagram and terminal connections. The circuit diagram and terminal connections are shown in Figure 2.

3.2.8 Glassivation. All dice utilized are glassivated.


3.3 Electrical performance characteristics. The electrical performance characteristics are as specified in Table I and apply over the full operating ambient temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , unless otherwise specified.

3.3.1 Offset and gain error adjustment. The DAC is capable of being externally adjusted to zero offset error and to zero gain error using the circuits in Figure 3. See applications information, paragraph 7.3.

3.3.2 Input coding. The input coding is complementary binary. The digital input code to yield the corresponding output voltage for the output ranges is specified in Table V.


3.3.3 Output range. The output range is specified in Table VI when externally connected as shown therein.

3.4 Electrical test requirements. Electrical test requirements are specified in Table II. The subgroups of Table III and limits of Table IV which constitute the minimum electrical test requirements for screening, qualification, and quality conformance, are specified in Table II.



1/ Pin 21 is connected to the case.

FIGURE 2. Terminal Connections.



1/  $\leq 100\text{ppm}/^{\circ}\text{C}$ .

2/  $\pm 20\%$  carbon composition or better. Locate close to the DAC87 to prevent noise pickup.

3/ Ceramic.

FIGURE 3. Offset and Gain Error Adjustment Circuits.

TABLE I. Electrical Performance Characteristics.

CHARACTERISTICS	CONDITIONS <u>1/</u>	LIMITS						UNITS <u>2/</u>
		DAC87-CBI-V/B DAC87-CBI-V			DAC87U-CBI-V/B DAC87U-CBI-V			
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>RESOLUTION</b>		12			12			Bits
<b>DIGITAL INPUTS</b>								
Input voltage Logic "1"	$T_A = +25^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	2.0		5.5	*	*	*	V
Logic "0"	$T_A = +25^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	0		0.8	*	*	*	V
Input Current Logic "1"	$V_{IN} = 2.4\text{V}$			+40		*	*	$\mu\text{A}$
Logic "0"	$V_{IN} = 0.4\text{V}$	-1.6		0	*	*	*	mA
<b>ACCURACY</b>								
Total error, untrimmed <u>3/</u> Unipolar	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			$\pm 0.10$		*	$\pm 0.25$	% of FSR % of FSR
Bipolar	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			$\pm 0.30$		*	*	% of FSR % of FSR
Total error, trimmed <u>3/ 4/</u> Unipolar	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	$\pm 0.006$		$\pm 0.0122$		*	$\pm 0.15$	% of FSR % of FSR
Bipolar	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	$\pm 0.006$		$\pm 0.0122$		*	$\pm 0.15$	% of FSR % of FSR
Linearity error	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		$\pm 0.25$	$\pm 0.50$		*	$\pm 0.50$	LSB LSB
Differential linearity error <u>5/</u>	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		$\pm 0.50$	$\pm 0.75$		*	$\pm 1.0$	LSB LSB
Monotonicity temperature range <u>5/</u>		-55		+125	-25		+85	$^\circ\text{C}$
Offset error <u>6/</u> Unipolar <u>7/</u>	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		$\pm 0.02$	$\pm 0.05$		*	$\pm 0.068$	% of FSR % of FSR
Bipolar <u>7/</u>	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		$\pm 0.02$	$\pm 0.05$		*	$\pm 0.10$	% of FSR % of FSR
Offset temperature sensitivity <u>7/</u> Unipolar	$-25^\circ\text{C}$ to $+85^\circ\text{C}$ $-55^\circ\text{C}$ to $+125^\circ\text{C}$		$\pm 1$	$\pm 3$		$\pm 1$	$\pm 3$	ppm of FSR/ $^\circ\text{C}$ ppm of FSR/ $^\circ\text{C}$
Bipolar	$-25^\circ\text{C}$ to $+85^\circ\text{C}$ $-55^\circ\text{C}$ to $+125^\circ\text{C}$		$\pm 5$	$\pm 10$		$\pm 10$	$\pm 30$	ppm of FSR/ $^\circ\text{C}$ ppm of FSR/ $^\circ\text{C}$
Offset adjustment range		$\pm 0.15$	$\pm 0.2$		*	*		% of FSR
Gain error <u>8/ 8/</u> Unipolar <u>7/</u>	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		$\pm 0.05$	$\pm 0.10$		*	$\pm 0.20$	% of FSR % of FSR
Bipolar <u>7/</u>	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		$\pm 0.05$	$\pm 0.10$		*	$\pm 0.20$	% of FSR % of FSR
Gain temperature sensitivity <u>7/</u> Unipolar	$-25^\circ\text{C}$ to $+85^\circ\text{C}$ $-55^\circ\text{C}$ to $+125^\circ\text{C}$		$\pm 10$	$\pm 20$		$\pm 10$	$\pm 20$	ppm/ $^\circ\text{C}$ ppm/ $^\circ\text{C}$
Bipolar	$-25^\circ\text{C}$ to $+85^\circ\text{C}$ $-55^\circ\text{C}$ to $+125^\circ\text{C}$		$\pm 10$	$\pm 20$		$\pm 10$	$\pm 60$	ppm/ $^\circ\text{C}$ ppm/ $^\circ\text{C}$
Gain adjustment range		$\pm 0.2$	$\pm 0.3$		*	*		% of FSR
<b>DYNAMIC CHARACTERISTICS</b>								
Slew rate		10	20		*	*		V/ $\mu\text{sec}$
Settling time	$\Delta V_0 = 20\text{V}$ to $\pm 1/2\text{LSB}$ $\Delta V_0 = 10\text{V}$ to $\pm 1/2\text{LSB}$ $\Delta V_0 = 1\text{LSB}$ to $\pm 1/2\text{LSB}$		5 3 1.5	7 6 3		*	*	$\mu\text{sec}$ $\mu\text{sec}$ $\mu\text{sec}$
<b>ANALOG OUTPUT</b>								
Output voltage range <u>9/</u> Output current <u>10/</u>		$\pm 5$		$\pm 10$	*	*	*	V mA
Output resistance, DC	$T_A = +25^\circ\text{C}$	$\pm 5$	0.05	0.2	*	*	*	$\Omega$
Output short circuit current				$\pm 40$	*	*	*	mA

TABLE I. Electrical Performance Characteristics (cont).

CHARACTERISTICS	CONDITIONS 1/	LIMITS						UNITS 2/
		DAC87-CBI-V/B DAC87-CBI-V			DAC87U-CBI-V/B DAC87U-CBI-V			
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>INTERNAL REFERENCE</b>								
Internal reference voltage (V <sub>R</sub> )		±6.0	±6.3	±6.6	*	*	*	V
Internal reference temperature sensitivity	-25°C to +85°C -55°C to +125°C		±5	±10		±5	±10	ppm of V <sub>R</sub> /°C
Output current from internal reference	for specified V <sub>R</sub>			200			*	µA
<b>POWER SUPPLY</b>								
Power supply range								
+V <sub>CC</sub>		+14.0	+15	+16.0	*	*	*	V
-V <sub>CC</sub>		-14.0	-15	-16.0	*	*	*	V
V <sub>DD</sub>		+4.75	+5	+15.5	*	*	*	V
Power supply sensitivity								
±V <sub>CC</sub>	±V <sub>CC</sub> = 15V ±0.5V		±0.002	±0.004		*	*	% of FSR/%V <sub>CC</sub>
V <sub>DD</sub>	V <sub>DD</sub> = 5V ±0.25V		±0.001	±0.002		*	*	% of FSR/%V <sub>DD</sub>
Power supply current (quiescent)								
±V <sub>CC</sub>	T <sub>A</sub> = +25°C -55°C ≤ T <sub>A</sub> ≤ +125°C		±20	±30		*	*	mA
V <sub>DD</sub>	T <sub>A</sub> = +25°C -55°C ≤ T <sub>A</sub> ≤ +125°C		20	25		*	*	mA
<b>TEMPERATURE RANGE</b>								
Operating		-55		+125	*	*	*	°C
Storage		-65		+150	*	*	*	°C

\*Specification same as DAC87-CBI-V

NOTES:

- 1/ ±V<sub>CC</sub> = 15V, V<sub>DD</sub> = 5V, -55°C ≤ T<sub>A</sub> ≤ +125°C, unless otherwise specified.
- 2/ FSR = Full Scale Range (Example: The FSR is 20V for ±10V range, 10V for ±5V range, and 10V for 0 to +10V range.) LSB = Least Significant Bit.
- 3/ Total error includes all errors at any fixed power supply voltage within the recommended supply voltage range, including the internal reference, linearity error, offset error, and gain error.
- 4/ Offset and gain externally trimmed to zero error at T<sub>A</sub> = +25°C.
- 5/ Monotonicity is assured by testing differential linearity to ±1LSB maximum.

6/ Externally adjustable to zero.

7/ The reference error is included.

8/ The offset error is specified separately and is not included herein.

9/ The output voltage range is determined by external conditions (see Table VI).

10/ Limit is assured by testing output resistance where R<sub>LOAD</sub> = 2kΩ.


TABLE II. Electrical Test Requirements.

(The individual tests within the subgroups appear in Table III)

MIL-STD-883 test requirements (hybrid class)	MODELS	DAC87-CBI-V/B	DAC87-CBI-V	DAC87U-CBI-V/B	DAC87U-CBI-V
	Subgroups (see Table III)				
Interim electrical parameters (preburn-in)(method 5008)		1	1	1	1
Final electrical test parameters (method 5008)		1*, 2, 3, 4	1, 2, 3	1, 2U, 3U	1, 2U, 3U
Group A test requirements (method 5008)		1, 2, 3, 4	—	1, 2U, 3U	1, 2U, 3U
Group C end point electrical parameters (method 5008)		Table IV	—	Table IV	—
Additional electrical subgroups performed prior to Group C inspections		2C, 3C, 5, 6	—	—	—

\* PDA applies to subgroup 1 (see 4.3.d).

3.5 **Marking.** Marking is in accordance with MIL-M-38510. The following marking is placed on each microcircuit as a minimum.

- a. Index point
- b. Part number (see paragraph 1.2)
- c. Inspection lot identification code 1/
- d. Manufacturer's identification ()
- e. Manufacturer's designating symbol (CEBS)
- f. Country of origin

3.6 **Workmanship.** These microcircuits are manufactured, processed, and tested in a careful and workmanlike manner. Workmanship is in accordance with good engineering practices, workmanship instructions, inspection and test procedures, and trainings, prepared in fulfillment of Burr-Brown's product assurance program.

3.6.1 **Rework provisions.** Rework provisions, including rebonding, for the /B Hi-Rel product designation are in accordance with MIL-M-38510.

1. A 4-digit date code, indicating year and week of seal, and a 4- or 5-digit lot identifier is marked on each unit.

3.7 Traceability. Traceability is in accordance with MIL-M-38510. Each microcircuit is traceable to the production lot and to the component vendor's component lot. Reworked or repaired microcircuits maintain traceability.

3.8 Product and process change. Burr-Brown will not implement any major change to the design, materials, construction, configuration, or manufacturing process which may affect the performance, quality, reliability or interchangeability of the microcircuit without full or partial requalification.

3.9 Screening. Screening, for the /B Hi-Rel product designation, is in accordance with MIL-STD-883, method 5008, Class B, except as modified in paragraph 4.3 herein.

Screening for the standard model, (none) Hi-Rel product designation, includes Burr-Brown QC4118 internal visual inspection and stabilization bake, fine leak, gross leak, burn-in (72 hours performed pre seal), temperature cycle, constant acceleration (condition D), and external visual inspection per MIL-STD—883, method 2009.

For the /B Hi-Rel product designation, all microcircuits will have passed the screening requirements prior to qualification or quality conformance inspection.

3.10 Qualification. Qualification is not required. See paragraph 4.2 herein.

3.11 Quality conformance inspection. Quality conformance inspection, for the /B Hi-Rel product designation, is in accordance with MIL-M-38510, except as modified in paragraph 4.4 herein. The microcircuit inspection lot will have passed quality conformance inspection prior to microcircuit delivery.

TABLE III. Group A Inspection.

SUBGROUP	PARAMETERS	TEST CIRCUIT FIGURE	CONDITIONS 1/	LIMITS				UNITS
				DAC87-CBI-V/B DAC87-CBI-V		DAC87U-CBI-V/B DAC87U-CBI-V		
				MIN	MAX	MIN	MAX	
1 T <sub>A</sub> = +25°C	Offset error, bipolar	4	±10V range (ideal value = -10.000V)		±10		±10	mV
	Gain error, bipolar	4	±10V range (ideal value = +9.995117V) 2/		±20		±20	mV
	Linearity error, bipolar	4	±10V range 3/ 4/ For + bit errors For - bit errors		+2.44		+2.44	mV
					-2.44		-2.44	mV
	Differential linearity error, bipolar	4	±10V range 4/ 5/		±3.66		±3.66	mV
	Total error, untrimmed, bipolar	4			±20		±20	mV
	Total error, trimmed, bipolar	8/			--		--	
	Internal reference voltage	4		+6.0	+6.6	+6.0	+6.6	V
	Input voltage	—						
		—	Logic "1", all inputs, V <sub>in</sub> = 5.0VDC to 2.0VDC, measure ΔV <sub>o</sub>		±4		±4.8	mV
		—	Logic "0", all inputs, V <sub>in</sub> = 0VDC to 0.8VDC, measure ΔV <sub>o</sub>		±4		±4.8	mV
	Input current	—	Logic "1", each input, V <sub>in</sub> = +2.4VDC		+40		+40	μA
		—	Logic "0", each input, V <sub>in</sub> = +0.4VDC	-1.6	0	-1.6	0	mA
	Power supply current	4	No load +V <sub>CC</sub>		30		30	mA
		4	No load -V <sub>CC</sub>		30		30	mA
		4	No load V <sub>DD</sub>		25		25	mA
	Output resistance	4	$R_o = \frac{(V_o \text{ no load}) - (V_o 2k\Omega \text{ load})}{5mA}$ *		0.2		0.2	Ω
	Output short circuit current	—	R <sub>load</sub> = 11, V <sub>o</sub> = +FS and -FS	±5	±40	±5	±40	mA
	Power supply sensitivity	4	±10V range, V <sub>o</sub> = +FS, ΔV <sub>CC</sub> = +0.5V and -0.5V		±2.6		±2.6	mV
					±2.0		±2.0	mV
Offset adjustment range	3	±10V range	±30		±30		mV	
Gain adjustment range	3	±10V range	±40		±40		mV	
Offset error, unipolar	4	0 to +10V range (ideal value = 0.00V)		±5		±5	mV	
Gain error, unipolar	4	0 to +10V range (ideal value = +9.997559V) 2/		±10		±10	mV	
Total error, untrimmed, unipolar	4	0 to +10V range		±10		±10	mV	
2 T <sub>A</sub> = +125°C	Offset error, bipolar (V <sub>OE</sub> )	4	±10V range (ideal value = -10.000V)		±20			mV
	Gain error, bipolar (G <sub>E</sub> )	4	±10V range (ideal value = +9.995117V) 2/		±50			mV
	Offset temperature sensitivity, Bipolar	—	±10V range, $\frac{\Delta V_{OE}}{\Delta T} = \frac{V_{OE125} - V_{OE25}}{100^\circ C}$		±0.20			mV/°C
	Gain temperature sensitivity, Bipolar	—	±10V range, $\frac{\Delta G_E}{\Delta T} = \frac{G_{E125} - G_{E25}}{100^\circ C}$		±0.40			mV/°C
	Linearity error, bipolar	4	±10V range, 3/ 4/ For + bit errors For - bit errors		+2.44			mV
					±2.44			mV
Differential linearity error, bipolar	4	±10V range 4/ 5/		±4.88			mV	
Total error, untrimmed, bipolar	4	±10V range		±60			mV	

\*V<sub>o</sub> = full scale

TABLE III. Group A Inspection (cont).

SUBGROUP	PARAMETERS	TEST CIRCUIT FIGURE	CONDITIONS 1/	LIMITS				UNITS
				DAC87-CBI-V/B DAC87-CBI-V		DAC87U-CBI-V/B DAC87U-CBI-V		
				MIN	MAX	MIN	MAX	
	Total error, trimmed, bipolar Internal reference voltage Internal reference temperature sensitivity	4 4 —	±10V range 7/ $\frac{\Delta V_R}{\Delta T} = \frac{V_{R125} - V_{R25}}{100^\circ\text{C}}$	+6.0	±40 +6.6 ±63		mV V µV/°C	
2C T <sub>A</sub> = +125°C	Power supply current	4 4 4	No load +V <sub>CC</sub> No load -V <sub>CC</sub> No load V <sub>DD</sub>		30 30 25		mA mA mA	
2U T <sub>A</sub> = +85°C	Offset error, bipolar (V <sub>OE</sub> ) Gain error, bipolar (G <sub>E</sub> ) Offset temperature sensitivity, Bipolar Gain temperature sensitivity, Bipolar Linearity error, bipolar Differential linearity error, bipolar Total error, untrimmed, bipolar Total error, trimmed, bipolar Internal reference voltage Internal reference temperature sensitivity	4 4 — — 4 4 4 4 4 —	±10V range (ideal value = -10.000V) ±10V range (ideal value = +9.995117V) 2/ $\pm 10\text{V range, } \frac{\Delta V_{OE}}{\Delta T} = \frac{V_{OE85} - V_{OE25}}{60^\circ\text{C}}$ $\pm 10\text{V range, } \frac{\Delta V_{GE}}{\Delta T} = \frac{G_{E85} - G_{E25}}{60^\circ\text{C}}$ ±10V range, 3/4/ For + bit errors For - bit errors ±10V range 4/5/ ±10V range ±10V range 7/ $\frac{\Delta V_R}{\Delta T} = \frac{V_{R85} - V_{R25}}{60^\circ\text{C}}$			±20 ±40 ±0.20 ±0.40 +2.44 -2.44 ±4.88 ±50 ±30 +6.0 ±63	mV mV mV/°C mV/°C mV mV mV mV mV V µV/°C	
3 T <sub>A</sub> = -55°C	Offset error, bipolar Gain error, bipolar Offset temperature sensitivity, Bipolar Gain temperature sensitivity, Bipolar Linearity error, bipolar Differential linearity error, bipolar Total error, untrimmed bipolar Total error, trimmed bipolar Internal reference voltage Internal reference temperature sensitivity	4 4 — — 4 4 4 4 4 —	±10V range (ideal value = -10.000V) ±10V range (ideal value = +9.995117V) 2/ $\pm 10\text{V range, } \frac{\Delta V_{OE}}{\Delta T} = \frac{V_{OE25} - V_{OE-55}}{80^\circ\text{C}}$ $\pm 10\text{V range, } \frac{\Delta G_E}{\Delta T} = \frac{G_{E25} - G_{E-55}}{80^\circ\text{C}}$ ±10V range 3/4/ For + bit errors For - bit errors ±10V range 4/5/ ±10V range ±10V range 7/ $\frac{\Delta V_R}{\Delta T} = \frac{V_{R25} - V_{R-55}}{80^\circ\text{C}}$		±20 ±50 ±0.20 ±0.40 +2.44 -2.44 ±4.88 ±60 ±40 +6.0 ±63	mV mV mV/°C mV/°C mV mV mV mV mV V µV/°C		
3C T <sub>A</sub> = -55°C	Power supply current	4 4 4	No load +V <sub>CC</sub> No load -V <sub>CC</sub> No load V <sub>DD</sub>		30 30 25		mA mA mA	
3U T <sub>A</sub> = -25°C	Offset error, bipolar Gain error, bipolar Offset temperature sensitivity, Bipolar Gain temperature sensitivity, Bipolar Linearity error, bipolar Differential linearity error, bipolar Total error, untrimmed bipolar Total error, trimmed bipolar Internal reference voltage Internal reference temperature sensitivity	4 4 — — 4 4 4 4 4 —	±10V range (ideal value = -10.000V) ±10V range (ideal value = +9.995117V) 2/ $\pm 10\text{V range, } \frac{\Delta V_{OE}}{\Delta T} = \frac{V_{OE25} - V_{OE-25}}{50^\circ\text{C}}$ $\pm 10\text{V range, } \frac{\Delta G_E}{\Delta T} = \frac{G_{E25} - G_{E-25}}{50^\circ\text{C}}$ ±10V range 3/4/ For + bit errors For - bit errors ±10V range 4/5/ ±10V range ±10V range 7/ $\frac{\Delta V_R}{\Delta T} = \frac{V_{R25} - V_{R-25}}{50^\circ\text{C}}$			±20 ±40 ±0.20 ±0.40 +2.44 -2.44 ±4.88 ±50 ±30 +6.0 ±63	mV mV mV/°C mV/°C mV mV mV mV mV V µV/°C	

TABLE III. Group A Inspection (cont).

DAC87/883B SERIES

SUBGROUP	PARAMETERS	TEST CIRCUIT FIGURE	CONDITIONS 1/	LIMITS				UNITS
				DAC87-CBI-V/B DAC87-CBI-V		DAC87U-CBI-V/B DAC87U-CBI-V		
				MIN	MAX	MIN	MAX	
4 T <sub>A</sub> = +25°C	Settling time	5	To ±1/2LSB, ΔV <sub>o</sub> = 20V		7			μsec
	Slew rate	5	ΔV <sub>o</sub> = 20V, 10% to 90%	10				V/μsec
5 T <sub>A</sub> = +125°C	Settling time	5	To ±1/2LSB, ΔV <sub>o</sub> = 20V		7			μsec
	Slew rate	5	ΔV <sub>o</sub> = 20V, 10% to 90%	10				V/μsec
6 T <sub>A</sub> = -55°C	Settling time	5	To ±1/2LSB, ΔV <sub>o</sub> = 20V		7			μsec
	Slew rate	5	V <sub>o</sub> = 20V, 10% to 90%	10				V/μsec

NOTES:

1/ ±V<sub>CC</sub> = 15VDC, V<sub>DD</sub> = 5VDC, Logic 1 = 4V, Logic 0 = 0.2V, no load, unless otherwise specified.

2/ Offset error corrected to zero.

3/ The individual bit errors that are positive are switched on and compared to 1/2LSB. The individual bit errors that are negative are switched on and compared to 1/2LSB. This guarantees ±1/2LSB maximum linearity error.

4/ Offset error and gain error correction factors for the Device Under Test (DUT), if any, are applied to the DUT output voltage before comparing the DUT output voltage to the ideal output voltage. This is the basis for linearity error and differential linearity error relative to a straight line through the end points of the transfer function.

5/ Differential linearity error is tested at all combinations of the four most significant bits.

6/ Total error, trimmed, (bipolar) is the same as linearity error, bipolar.

7/ Offset and gain errors adjusted to zero at T<sub>A</sub> = +25°C.

TABLE IV. Group C, End Point Electrical Parameters.  
(T<sub>A</sub> = +25°C, ±V<sub>CC</sub> = 15VDC, V<sub>DD</sub> = +5VDC)

Test	Limit	Delta
Total error, untrimmed, bipolar	±0.15% of FSR	±0.12% of FSR
Linearity error, bipolar	±1.0LSB	±0.75LSB
Differential linearity error, bipolar	+1.2LSB, -1.0LSB	±0.6LSB
Monotonicity	Yes	—
Offset error, bipolar	±0.125% of FSR	±0.10% of FSR
Gain error, bipolar	±0.25% of FSR	±0.25% of FSR

TABLE V. Ideal Output Voltage vs Digital Input Code.

Output Range	Digital Input Code (Complementary 12-Bit Binary)		
	1111 1111 1111	0111 1111 1111	0000 0000 0000
-2.5V to +2.5V	-2.500V	0	+2.498779V
-5V to +5V	-5.000V	0	+4.997559V
-10V to +10V	-10.000V	0	+9.995117V
0 to +5V	0	+2.500V	+4.998779V
0 to +10V	0	+5.000V	+9.997559V

NOTES:

1. One LSB = 1.2207mV for a 5-volt full scale range. One LSB = 2.4414mV for a 10-volt full scale range. One LSB = 4.8828mV for a 20-volt full scale range.

2. Digital input codes are shown with the MSB listed first.

TABLE VI. Output Range Selection.

Output Range	Required External Pin Connections			
-2.5V to +2.5V	15 to 18	17 to 20	19 to 20	16 to 24
-5V to +5V	15 to 18	17 to 20	19 NC	16 to 24
-10V to +10V	15 to 19	17 to 20	19 to 15	16 to 24
0 to +5V	15 to 18	17 to 21	19 to 20	16 to 24
0 to +10V	15 to 18	17 to 21	19 NC	16 to 24




FIGURE 4. Test Circuit—Simplified.




FIGURE 5. Slew Rate and Settling Time Test Circuit.

4. PRODUCT ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures are in accordance with MIL-M-38510 and MIL-STD-883, method 5008, except as modified herein.

4.2 Qualification. Qualification is not required unless specifically required by contract or purchase order.

When so required, qualification will be in accordance with the inspection routine of MIL-M-38510, paragraph 4.4.2.1. The inspections to be performed are those specified herein for groups A, B, C, and D inspections (see paragraphs 4.4.1, 4.4.2, 4.4.3, and 4.4.4).

Burr-Brown has performed and successfully completed qualification inspection as described above. The qualification report is available from Burr-Brown.

4.3 Screening. Screening, for the /B Hi-Rel product designation, is in accordance with MIL-STD-883, method 5008, Class B, and is conducted on all devices. The following additional criteria apply:

- a. Constant acceleration test (MIL-STD-883, method 2001) is test condition B, Y<sub>1</sub> axis only.
- b. Interim and final test parameters are specified in Table II. The interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
- c. Burn-in test (MIL-STD-883, method 1015) conditions:
  - (1) Test condition D
  - (2) Test circuit is Figure 6 herein
  - (3) T<sub>A</sub> = +125°C minimum
  - (4) Test duration is 160 hours minimum




FIGURE 6. Test Circuit—Burn-in and Operating Life Test.

- d. Percent defective allowable (PDA). The PDA, for /B Hi-Rel product designations only, is 10 percent and includes both parametric and catastrophic failures. It is based on failures from group A, subgroup 1 test after

cool-down as final electrical test in accordance with MIL-STD-883, method 5008, and with no intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from preburn-in screening may be excluded from the PDA. If interim electrical parameter tests prior to burn-in are omitted, all screening failures shall be included in the PDA. The verified failures of group A, subgroup 1 after burn-in in that lot are used to determine the percent defective for that lot, and the lot is accepted or rejected based on the PDA.

e. External visual inspection need not include measurement of case and lead dimensions.

4.4 Quality conformance inspection. Groups A and B inspections of MIL-STD-883, method 5008, are performed on each inspection lot. Groups C and D inspections of MIL-STD-883, method 5008, are performed as required by MIL-STD-883.

A report of the most recent groups C and D inspections is available from Burr-Brown.

4.4.1 Group A inspection. Group A inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008 and as specified in Table II herein.

4.4.2 Group B inspection. Group B inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008.

4.4.3 Group C inspection. Group C inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, and as follows:

a. Operating life test (MIL-STD-883, method 1005) conditions:

- (1) Test condition D
- (2) Test circuit is Figure 6 herein
- (3)  $T_A = +125^{\circ}\text{C}$  minimum
- (4) Test duration is 1000 hours minimum

b. End point electrical parameters are specified in Table II herein.

c. Additional electrical subgroups are specified in Table II herein.

4.4.4 Group D inspection. Group D inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008.

4.5 Methods of examination and test. Methods of examination and test are specified in the appropriate tables. Electrical test circuits are as prescribed herein or in the referenced test methods of MIL-STD-883.

4.5.1 Voltage and current. All voltage values given, except the input offset voltage (or differential voltage) are referenced to the external zero reference level of the supply voltage. Currents given are conventional current and positive when flowing into the referenced terminal.

## 5. PREPARATION FOR DELIVERY

5.1 Preservation-packaging and packing. Microcircuits are prepared for delivery in accordance with MIL-M-38510.

## 6. NOTES

6.1 Notes. The notes specified in MIL-M-38510 are applicable to this specification.

6.2 Intended use. Microcircuits conforming to this specification are intended for use in applications where the use of screened parts is desirable.

6.3 Ordering data. The contract or order should specify the following:

- a. Complete part number (see paragraph 1.2)
- b. Requirement for certificate of compliance, if desired.

### 6.4 Definitions.

Offset error. Offset error is the difference between the ideal analog output voltage and the actual output voltage, when all the input bits are off (digital input code 1111 1111 1111).

Gain error. Gain error is the difference between the ideal analog output voltage span and the actual output voltage span, between when all the input bits are off (digital input code 1111 1111 1111) and when all the input bits are on (digital input code 0000 0000 0000).

Linearity error. Linearity error is the difference between the ideal analog output voltage and the actual output voltage, when the offset error and the gain error equal zero.



**Differential linearity.** Differential linearity is the difference between the ideal (1LSB) analog output voltage change, for 1-bit change in digital input code, and the actual output voltage change. A differential linearity of  $\pm 1$ LSB means that the output can change anywhere from 0LSB to 2LSB when the input changes from one adjacent input code to the next. Differential linearity of  $\pm 1$ LSB or less guarantees monotonicity.

**Monotonicity.** Monotonicity is the condition where the analog output increases or remains the same for an increase in input codes.

**Unipolar output.** Unipolar is an output characteristic that displays zero volts output at one input extreme and full scale volts output at the other input extreme.

**Bipolar output.** Bipolar is an output characteristic that displays full scale output voltage at one input extreme and the opposite full scale output voltage at the other input extreme.

**6.5 Microcircuit group assignment.** These microcircuits are in Technology Group F as defined in MIL-M-38510, Appendix I.

**6.6 Electrostatic sensitivity.** These microcircuits may be damaged by electrostatic discharge. Electrostatic sensitive precautions should be observed at all times.

## 7. APPLICATIONS INFORMATION

**7.1 Power Supply Decoupling.** For optimum performance and noise rejection, each power supply should be decoupled by connecting a  $1\mu\text{F}$  tantalum capacitor from each power supply pin to the ground plane.

**7.2 Power supply sensitivity.** Power supply sensitivity is specified in Table I. Power supply sensitivity versus ripple frequency is shown in Figure 7.




FIGURE 7. Typical Power Supply Sensitivity vs Power Supply Ripple.

**7.3 External offset and gain error adjustment.** The untrimmed accuracy of the DAC87/MIL Series is very good and is adequate for many applications. However, when the initial offset and gain errors are greater than what can be allowed in the application, the circuits shown in Figure 3 may be connected and the offset and gain errors adjusted to zero.

**7.3.1 Offset adjustment.** Apply the digital input code, 1111 1111 1111, which should produce zero volts output for the unipolar ranges, or minus full scale for the bipolar ranges. Adjust the offset potentiometer until the output, for the output range being used, is exactly as depicted in Table V.

**7.3.2 Gain adjustment.** Apply the digital input code, 0000 0000 0000, which should produce positive full scale. Adjust the gain potentiometer until the output, for the output range being used, is exactly as depicted in Table V.



# DAC87-CBI-I SERIES

MODEL NUMBERS:

DAC87-CBI-I/B

DAC87U-CBI-I/B

DAC87-CBI-I

DAC87U-CBI-I

REVISION A  
MAY, 1986

## 12-Bit $-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ Military DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- HI-REL MANUFACTURE
- COMPLETELY SPECIFIED,  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- ACCURATE
  - $\pm 1/2\text{LSB}$  max Linearity, over temperature
  - $\pm 20\text{ppm}/^{\circ}\text{C}$  max Gain Drift
  - $\pm 0.2\%$  Total Error, over temperature
  - Monotonic, over temperature
- OPTIONAL MIL-STD-883 SCREENING
- DAC85 PIN-COMPATIBLE
- COMPLETE—INTERNAL REFERENCE

### DESCRIPTION

The DAC87-CBI-I Series is a high performance, 12-bit, TTL-compatible, current output,  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  digital-to-analog converter in a metal, welded, hermetically sealed package, and it is manufactured on a separate hi-rel production line. It is pin-compatible with DAC85 converters and has five user-selected output ranges. Each DAC is a complete device with an internal output amplifier and an ultra-stable reference.

The DAC87-I Series is designed for high accuracy, wide temperature applications. The total accuracy without external trim adjustments is  $\pm 0.1\%$  of FSR, decreasing to only  $\pm 0.3\%$  of FSR over  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . With external offset and gain trim adjustments at  $+25^{\circ}\text{C}$ , the total accuracy is less than  $\pm 0.2\%$  of FSR over  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Gain drift is less than  $20\text{ppm}/^{\circ}\text{C}$ . Linearity error, contributed mostly by the internal current switches and resistive ladder, is reduced by laser trimming to less than  $\pm 1/2\text{LSB}$  over temperature. Differential linearity is less than  $\pm 1\text{LSB}$  over temperature thereby guaranteeing monotonicity from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

There are two electrical performance grades and three product assurance levels allowing a wide application/budget choice. The DAC87-CBI-I model/grade features excellent performance from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  and finds wide military, aerospace, and industrial applications. The DAC87U-CBI-I model/grade features excellent performance from  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , and guarantees specifications from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Applications include test equipment, shipboard, ground support, and shirt-sleeve environments where operation is between  $-25^{\circ}\text{C}$  and  $+85^{\circ}\text{C}$  but full temperature operation must be assured.


The two product assurance levels available are standard, and /B (100% screened per MIL-STD-883 method 5008, hybrid class, class B). See paragraph 1.2.2 for more details. Each device is manufactured in a hi-rel environment with clean room conditions which assures "built-in" quality.

# DETAILED SPECIFICATION MICROCIRCUITS, LINEAR DIGITAL-TO-ANALOG CONVERTER HYBRID, SILICON

## 1. SCOPE

1.1 Scope. This specification covers the detail requirements for a 12-bit, TTL-compatible, integrated circuit, current output, digital-to-analog converter.

1.2 Part Number. The complete part number is as shown below.



1.2.1 Device type. The device is a single, 12-bit, digital-to-analog converter. The input coding is complementary binary. The device may be externally pin-connected for either Complementary Straight Binary (CSB) or Complementary Offset Binary (COB) coding (see Tables IV and V).

There are two electrical performance grades. The premium grade has no grade designation in the part number and features specifications and tests from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . The U grade has a U grade designation in the part number and features specifications and tests from  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , and specifications from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

Electrical specifications are shown in Table I; electrical tests are shown in Tables II and III.

1.2.2 Device class. The device class is similar to the hybrid class (class B) product assurance level, as defined in MIL-M-38510. The Hi-Rel product designator position of the part number distinguishes the product assurance levels as follows:

Hi-Rel Product Designator	Requirements
/B	Standard model, plus 100% MIL-STD-883, method 5008, class B screening.
(none)	Standard model including 100% electrical testing.

1.2.3 Case outline. The case outline is as defined in Figure 1. The case is metal and is conductive.




FIGURE 1. Case Outline (Double-Wide DIP Configuration).

### 1.2.4 Absolute maximum ratings.

Supply voltage, $V_{CC}$	$\pm 18\text{VDC}$
Supply voltage, $V_{DD}$	$0\text{VDC to } +18\text{VDC}$
Data input voltage	$-1\text{VDC to } +7\text{VDC}$
Output short circuit duration	Unlimited $\perp$
Storage temperature range	$-65^{\circ}\text{C to } +150^{\circ}\text{C}$
Lead temperature (soldering, 60sec)	$+300^{\circ}\text{C}$
Junction temperature	$T_J = 175^{\circ}\text{C}$

### 1.2.5 Recommended operating conditions.

Supply voltage range	$V_{CC}: \pm 14.5\text{VDC to } \pm 15.5\text{VDC}$ $V_{DD}: +4.75\text{VDC to } +5.25\text{VDC}$
Ambient temperature range	$-55^{\circ}\text{C to } +125^{\circ}\text{C}$

### 1.2.6 Power and thermal characteristics.

<u>Package</u>	<u>Case outline</u>	<u>Maximum allowable power dissipation</u>	<u>Maximum <math>\theta_{J-C}</math></u>	<u>Maximum <math>\theta_{J-A}</math></u>
24-lead can	Figure 1	1350mW at $T_A = 125^{\circ}\text{C}$	$7^{\circ}\text{C/W} \underline{2}$	$37^{\circ}\text{C/W}$

## 2. APPLICABLE DOCUMENTS

2.1 The following documents form a part of this specification to the extent specified herein.

### SPECIFICATION

#### MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

### STANDARD

#### MILITARY

MIL-STD-883 - Test Methods and Procedures for Microcircuits.

## 3. REQUIREMENTS

3.1 General. Burr-Brown uses production and test facilities and a quality and reliability assurance program adequate to assure successful compliance with this specification.

3.1.1 Detail specifications. The individual item requirements are specified herein. In the event of conflicting requirements, the order of precedence will be the purchase order, this specification, and then the reference documents.

3.2 Design, construction and physical dimensions.

3.2.1 Package, metals, and other materials. The package is in accordance with paragraph 3.5.1 of MIL-M-38510 except organic and polymeric materials may be used for substrate and die attach. The exterior metal surfaces are corrosion resistant. The other materials are nonnutrient to fungus as specified in MIL-M-38510.

3.2.2 Design documentation. The design documentation is in accordance with MIL-M-38510.

3.2.3 Internal conductors and internal lead wires. The internal conductors and internal lead wires are in accordance with MIL-M-38510.

3.2.4 Lead material and finish. The lead material is kovar type (type A). The lead finish is gold plate with nickel underplating. The lead material and finish is in accordance with MIL-M-38510 and is solderable per MIL-STD-883, method 2003.

3.2.5 Die thickness. The die thickness is in accordance with MIL-M-38510.

3.2.6 Physical dimensions. The physical dimensions are in accordance with paragraph 1.2.3 herein.

3.2.7 Circuit diagram and terminal connections. The circuit diagram and terminal connections are shown in Figure 2.

3.2.8 Glassivation. All dice utilized are glassivated.

3.3 Electrical performance characteristics. The electrical performance characteristics are as specified in Table I and apply over the full operating ambient temperature range of  $-55^{\circ}\text{C to } +125^{\circ}\text{C}$ , unless otherwise specified.

1/ Short circuit may be to ground only.

2/ Rating applies to normal device operation. For the output short circuit condition, the maximum  $\theta_{J-C}$  of the output die of  $100^{\circ}\text{C/W}$  must be applied to the output short circuit.

3.3.1 **Offset and gain error adjustment.** The DAC is capable of being externally adjusted to zero offset error and to zero gain error using the circuits in Figure 3. See applications information, paragraph 7.3.

3.3.2 **Input coding.** The input coding is complementary binary. The digital input code to yield the corresponding output current for the output ranges is specified in Table IV.

3.3.3 **Output range.** The output range is specified in Table V and Figures 4 and 5 when externally connected as shown therein.

3.4 **Electrical tests.** Electrical tests are shown in Table II. The subgroups of Table III which constitute the minimum electrical tests for screening, qualification, and quality conformance, are shown in Table II.





FIGURE 2. Terminal Connections.

1/ Pin 21 is connected to the case.



1/  $\leq 100\text{ppm}/^\circ\text{C}$ .

2/  $\pm 20\%$  carbon composition or better. Locate close to the DAC87 to prevent noise pickup.

3/ Ceramic.

FIGURE 3. Offset and Gain Error Adjustment Circuits.




FIGURE 4. Alternate 1 Output Range Selection (Output Voltage with Resistive Load.)





FIGURE 5. Alternate 2 Output Range Selection.

3.5 **Marking.** Marking is in accordance with MIL-M-38510. The following marking is placed on each microcircuit as a minimum.

- Index point
- Part number (see paragraph 1.2)
- Inspection lot identification code 1/
- Manufacturer's identification (  )
- Manufacturer's designating symbol (CEBS)
- Country of origin

1/ A 4-digit date code, indicating year and week of seal, and a 4- or 5-digit lot identifier is marked on each unit.

TABLE I. Electrical Performance Characteristics.

CHARACTERISTICS	CONDITIONS 1/	LIMITS						UNITS 2/
		DAC87-CBI-I/B DAC87-CBI-I			DAC87U-CBI-I/B DAC87U-CBI-I			
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>RESOLUTION</b>		12			12			Bits
<b>DIGITAL INPUTS</b>								
Input voltage Logic "1"	$T_A = +25^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	2.0		5.5	*	*	*	V
Logic "0"	$T_A = +25^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	2.4		5.5	*	*	*	V
		0		0.8	*	*	*	V
		0		0.4	*	*	*	V
Input Current Logic "1"	$V_{IN} = 2.4\text{V}$			+40	*	*	*	$\mu\text{A}$
Logic "0"	$V_{IN} = 0.4\text{V}$	-1.6		0	*	*	*	mA
<b>ACCURACY</b>								
Total error, untrimmed 3/ Unipolar	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			$\pm 0.10$			*	% of FSR
Bipolar	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			$\pm 0.30$			$\pm 0.25$	% of FSR
				$\pm 0.10$			*	% of FSR
Total error, trimmed 3/ 4/ Unipolar	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		$\pm 0.006$	$\pm 0.0122$			*	% of FSR
Bipolar	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		$\pm 0.006$	$\pm 0.0122$			$\pm 0.15$	% of FSR
							*	% of FSR
							$\pm 0.15$	% of FSR
Linearity error	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		$\pm 0.25$	$\pm 0.50$			*	LSB
							$\pm 0.50$	LSB
							$\pm 3$	LSB
Differential linearity error 5/	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		$\pm 0.50$	$\pm 0.75$			*	LSB
							$\pm 1.0$	LSB
							$\pm 3$	LSB
Monotonicity temperature range 5/		-55		+125	-25		+85	$^\circ\text{C}$
Offset error 6/ Unipolar 7/	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		$\pm 0.02$	$\pm 0.05$			*	% of FSR
Bipolar 7/	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		$\pm 0.02$	$\pm 0.05$			$\pm 0.068$	% of FSR
							*	% of FSR
							$\pm 0.10$	% of FSR
Offset temperature sensitivity 7/ Unipolar	$-25^\circ\text{C}$ to $+85^\circ\text{C}$ $-55^\circ\text{C}$ to $+125^\circ\text{C}$		$\pm 1$	$\pm 3$		$\pm 1$	$\pm 3$	ppm of FSR/ $^\circ\text{C}$
Bipolar	$-25^\circ\text{C}$ to $+85^\circ\text{C}$ $-55^\circ\text{C}$ to $+125^\circ\text{C}$		$\pm 5$	$\pm 10$			$\pm 10$	ppm of FSR/ $^\circ\text{C}$
							$\pm 30$	ppm of FSR/ $^\circ\text{C}$
Offset adjustment range		$\pm 0.15$	$\pm 0.2$		*	*		% of FSR
Gain error 8/ 8/ Unipolar 7/	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		$\pm 0.05$	$\pm 0.10$			*	% of FSR
Bipolar 7/	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		$\pm 0.05$	$\pm 0.10$			$\pm 0.20$	% of FSR
							*	% of FSR
							$\pm 0.20$	% of FSR
Gain temperature sensitivity 7/ Unipolar	$-25^\circ\text{C}$ to $+85^\circ\text{C}$ $-55^\circ\text{C}$ to $+125^\circ\text{C}$		$\pm 10$	$\pm 20$		$\pm 10$	$\pm 20$	ppm/ $^\circ\text{C}$
Bipolar	$-25^\circ\text{C}$ to $+85^\circ\text{C}$ $-55^\circ\text{C}$ to $+125^\circ\text{C}$		$\pm 10$	$\pm 20$		$\pm 10$	$\pm 20$	ppm/ $^\circ\text{C}$
							$\pm 60$	ppm/ $^\circ\text{C}$
Gain adjustment range		$\pm 0.2$	$\pm 0.3$		*	*		% of FSR
<b>DYNAMIC CHARACTERISTICS</b>								
Settling time	$\Delta I_o = 2\text{mA}$ to $\pm 1/2\text{LSB}$ , $R_L = 250\Omega$		200	400		*	*	nsec

TABLE I. Electrical Performance Characteristics (cont).

CHARACTERISTICS	CONDITIONS 1/	LIMITS						UNITS 2/
		DAC87-CBI-I/B DAC87-CBI-I			DAC87U-CBI-I/B DAC87U-CBI-I			
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>ANALOG OUTPUT</b>								
Output current range	g/	-2.1		-1.9	*		*	mA
Output compliance		±2.5			*		*	V
Output impedance				15			*	kΩ
Unipolar				4.4			*	kΩ
Bipolar							*	kΩ
<b>INTERNAL REFERENCE</b>								
Internal reference voltage $V_R$		±6.0	±6.3	±6.6	*	*	*	V
Internal reference temperature sensitivity	-25°C to +85°C -55°C to -125°C for specified $V_R$		±5	±10		±5	±10	ppm of $V_R$ /°C
Output current from internal reference				200			±30	ppm of $V_R$ /°C μA
<b>POWER SUPPLY</b>								
Power supply range								
+ $V_{CC}$		+14.0	+15	+16.0	*	*	*	V
- $V_{CC}$		-14.0	-15	-16.0	*	*	*	V
$V_{DD}$		+4.75	+5	+15.5	*	*	*	V
Power supply sensitivity								
± $V_{CC}$	± $V_{CC}$ = 15V ±0.5V		±0.002	±0.004		*	*	mA
$V_{DD}$	$V_{DD}$ = 5V ±0.25V		±0.001	±0.002		*	*	% of FSR/% $V_{DD}$
Power supply current (quiescent)								
± $V_{CC}$	$T_A$ = +25°C -55°C ≤ $T_A$ ≤ +125°C		±20	±30		*	*	mA
	$T_A$ = -25°C		20	30		*	*	mA
$V_{DD}$	-55°C ≤ $T_A$ ≤ +125°C			25		*	*	mA
				25		*	*	mA
<b>TEMPERATURE RANGE</b>								
Operating		-55		+125	*		*	°C
Storage		-65		+150	*		*	°C

\*Specification same as DAC87-CBI-I

NOTES:

- 1/ ± $V_{CC}$  = 15V,  $V_{DD}$  = -55°C ≤  $T_A$  ≤ -125°C, unless otherwise specified.
- 2/ FSR = Full Scale Range (Example: the FSR is 20V for ±10V range, 10V for ±5V range, and 10V for 0 to +10V range). LSB = Least Significant Bit.
- 3/ Total error includes all errors at any fixed power supply voltage within the recommended supply voltage range, including the internal reference, linearity error, offset error, and gain error.

- 4/ Offset and gain externally trimmed to zero error at  $T_A$  = +25°C.
- 5/ Monotonicity is assured by testing differential linearity to ±1LSB maximum.
- 6/ Externally adjustable to zero.
- 7/ The reference error is included.
- 8/ The offset error is specified separately and is not included herein.
- 9/ The output voltage range is determined by external conditions (see Table VI).

TABLE II. Electrical Test Requirements.  
(The individual tests within the subgroups appear in Table III).

Models	DAC87-CBI-I/B	DAC87U-CBI-I/B
	DAC87-CBI-I	DAC87U-CBI-I
MIL-STD-883 test requirements (hybrid class)	Subgroups (see Table III)	
Interim electrical parameters (preburn-in)(method 5008)	1	1
Final electrical test parameters (method 5008)	1*, 2, 3	1, 2, 2U, 3, 3U
Group A test requirements (method 5008) 1/	1, 2, 3	1, 2, 2U, 3, 3U
Group C end point electrical parameters (method 5008) 1/	1	1

\*PDA applies to subgroup 1 (see 4.3.d)

1/ For /B designator only.

TABLE III. Group A Inspection.

SUBGROUP	PARAMETERS	TEST CIRCUIT FIGURE	CONDITIONS 1/	LIMITS				UNITS
				DAC87-CBI-I/B DAC87-CBI-I		DAC87U-CBI-I/B DAC87U-CBI-I		
				MIN	MAX	MIN	MAX	
1 T <sub>A</sub> = +25°C	Offset error, bipolar	6	±10V range (ideal value = -10.000V)		±10			mV
	Gain error, bipolar	6	±10V range (ideal value = +9.995117V) 2/		±20			mV
	Linearity error, bipolar	6	±10V range 3/ 4/ For + bit errors		+2.44			mV
					-2.44			mV
	Differential linearity error, bipolar	6	±10V range 4/ 5/		±3.66			mV
	Total error, untrimmed, bipolar	6			±20			mV
	Total error, trimmed, bipolar 6/							
	Internal reference voltage	6		+6.0	+6.6			V
	Input voltage	—	Logic "1", all inputs, V <sub>in</sub> = 5.0VDC to 2.0VDC, measure ΔV <sub>o</sub>					
		—	Logic "0", all inputs, V <sub>in</sub> = 0VDC to 0.8VDC, measure ΔV <sub>o</sub>		±4		±4.8	mV
	Input current	—	Logic "1", each input, V <sub>in</sub> = +2.4VDC		±4		±4.8	mV
		—	Logic "0", each input, V <sub>in</sub> = +0.4VDC	-1.6	0			μA
	Power supply current	6	No load +V <sub>cc</sub>		30			mA
					30			mA
		6	No load V <sub>DD</sub>		25			mA
	Power supply sensitivity	6	±10V range, V <sub>o</sub> = +FS, ΔV <sub>cc</sub> = +0.5V and -0.5V		±2.6			mV
	6	±10V range, V <sub>o</sub> = +FS, ΔV <sub>DD</sub> = +0.25V and -0.25V		±2.0			mV	
Offset adjustment range	3	±10V range	±30				mV	
Gain adjustment range	3	±10V range	±40				mV	
Offset error, unipolar	6	0 to +10V range (ideal value = 0.00V)		±5			mV	
Gain error, unipolar	6	0 to +10V range						
		(ideal value = +9.997559V) 2/		±10			mV	
Total error, untrimmed, unipolar	6	0 to +10V range		±10			mV	
2 T <sub>A</sub> = +125°C	Offset error, bipolar (V <sub>OE</sub> )	6	±10V range (ideal value = -10.000V)		±20			mV
	Gain error, bipolar (G <sub>E</sub> )	6	±10V range (ideal value = +9.995117V) 2/		±50			mV
	Offset temperature sensitivity, Bipolar	—	±10V range, $\frac{\Delta V_{OE}}{\Delta T} = \frac{V_{OE125} - V_{OE25}}{100^\circ C}$		±0.20		±0.60	mV/°C
	Gain temperature sensitivity, Bipolar	—	±10V range, $\frac{\Delta G_E}{\Delta T} = \frac{G_{E125} - G_{E25}}{100^\circ C}$		±0.40		±1.20	mV/°C
	Linearity error, bipolar	6	±10V range 3/ 4/ For + bit errors		+2.44		±14.64	mV
				+2.44		±14.64	mV	
Differential linearity error, bipolar	6	±10V range 4/ 5/		±4.88		±14.64	mV	
Total error, untrimmed, bipolar	6	±10V range		±60			mV	
Total error, trimmed, bipolar	6	±10V range 1/		±40			mV	
Internal reference voltage	6		+6.0	+6.6			V	
Internal reference temperature sensitivity	—	$\frac{\Delta V_R}{\Delta T} = \frac{V_{R125} - V_{R25}}{100^\circ C}$		±63		±189	μV/°C	
2U T <sub>A</sub> = +85°C	Offset error, bipolar (V <sub>OE</sub> )	6	±10V range (ideal value = -10.000V)				±20	mV
	Gain error, bipolar (G <sub>E</sub> )	6	±10V range (ideal value = +9.995117V) 2/				±40	mV
	Offset temperature sensitivity, bipolar	—	±10V range, $\frac{\Delta V_{OE}}{\Delta T} = \frac{V_{OE85} - V_{OE25}}{60^\circ C}$				±0.20	mV/°C
	Gain temperature sensitivity, Bipolar	—	±10V range, $\frac{\Delta V_{GE}}{\Delta T} = \frac{G_{E85} - G_{E25}}{60^\circ C}$				±0.40	mV/°C
	Linearity error, bipolar	6	±10V range 3/ 4/ For + bit errors		+2.44			mV
					+2.44			mV
Differential linearity error, bipolar	6	±10V range 4/ 5/		±4.88			mV	
Total error, untrimmed, bipolar	6	±10V range		±50			mV	
Total error, trimmed, bipolar	6	±10V range 1/		±30			mV	
Internal reference voltage	6				+6.0	+6.6	V	
Internal reference temperature sensitivity	—	$\frac{\Delta V_R}{\Delta T} = \frac{V_{R85} - V_{R25}}{60^\circ C}$				±63	μV/°C	



SUBGROUP	PARAMETERS	TEST CIRCUIT FIGURE	CONDITIONS 1/	LIMITS				UNITS	
				DAC87-CBI-I/B DAC87-CBI-I		DAC87U-CBI-I/B DAC87U-CBI-I			
				MIN	MAX	MIN	MAX		
3 T <sub>A</sub> = -55°C	Offset error, bipolar	6	±10V range (ideal value = -10.000V)		±20			mV	
	Gain error, bipolar	6	±10V range (ideal value = +9.995117V) 2/		±50			mV	
	Offset temperature sensitivity, bipolar	—	±10V range, $\frac{\Delta V_{OE}}{\Delta T} = \frac{V_{OE25} - V_{OE-55}}{80^\circ C}$		±0.20		±0.60	mV/°C	
	Gain temperature sensitivity, bipolar	—	±10V range, $\frac{\Delta G_E}{\Delta T} = \frac{G_{E25} - G_{E-55}}{80^\circ C}$		±0.40		±1.20	mV/°C	
	Linearity error, bipolar	6	±10V range 3/ 4/ For + bit errors For - bit errors		+2.44 -2.44		±14.64 ±14.64	mV mV	
	Differential Linearity Error	6	±10V range 4/ 5/		±4.88		±14.64	mV	
	Total error, untrimmed bipolar	6	±10V range		±60			mV	
	Total error, trimmed bipolar	6	±10V range 7/		±40			mV	
	Internal reference voltage	6			+6.0		+6.6	V	
	Internal reference temperature sensitivity	—	$\frac{V_R}{\Delta T} = \frac{V_{R25} - V_{R55}}{80^\circ C}$		±63		±189	μV/°C	
3U T <sub>A</sub> = -25°C	Offset error, bipolar	6	±10V range (ideal value = -10.000V)		±20			mV	
	Gain error, bipolar (G <sub>E</sub> )	6	±10V range (ideal value = +9.995117V) 2/				±40	mV	
	Offset temperature sensitivity, bipolar	—	±10V range, $\frac{\Delta V_{OE}}{\Delta T} = \frac{V_{OE25} - V_{OE-25}}{50^\circ C}$				±0.20	mV/°C	
	Gain temperature sensitivity, Bipolar	—	±10V range, $\frac{\Delta G_E}{\Delta T} = \frac{G_{E25} - G_{E-25}}{50^\circ C}$				±0.40	mV/°C	
	Linearity error, bipolar	6	±10V range 3/ 4/ For + bit errors For - bit errors		+2.44 -2.44			mV mV	
	Differential linearity error, bipolar	6	±10V range 4/ 5/		±4.88			mV	
	Total error, untrimmed, bipolar	6	±10V range		±50			mV	
	Total error, trimmed, bipolar	6	±10V range 7/		±30			mV	
	Internal reference voltage	6					+6.0	+6.6	V
	Internal reference temperature sensitivity	—	±10V range, $\frac{\Delta V_R}{\Delta T} = \frac{V_{R25} - V_{R-25}}{50^\circ C}$				±63	μV/°C	

\*Specification same as DAC87-CBI-I.

NOTES:

1/ ±V<sub>CC</sub> = 15VDC, V<sub>DD</sub> = 5VDC, Logic 1 = 4V, Logic 0 = 0.2V, no load, unless otherwise specified.

2/ Offset error corrected to zero.

3/ The individual bit errors that are positive are switched on and compared to 1/2LSB. The individual bit errors that are negative are switched on and compared to 1/2LSB. This guarantees ±1/2LSB maximum linearity error.

4/ Offset error and gain error correction factors for the Device Under Test (DUT), if any, are applied to the DUT output voltage before comparing the DUT output voltage to the ideal output voltage. This is the basis for linearity error and differential linearity error relative to a straight line through the end points of the transfer function.

5/ Differential linearity error is tested at all combinations of the four most significant bits.

6/ Total error, trimmed, (bipolar) is the same as linearity error, bipolar.

7/ Offset and gain errors adjusted to zero at T<sub>A</sub> = +25°C.

**3.6 Workmanship.** These microcircuits are manufactured, processed, and tested in a careful and workmanlike manner. Workmanship is in accordance with good engineering practices, workmanship instructions, inspection and test procedures, and trainings, prepared in fulfillment of Burr-Brown's product assurance program.

**3.6.1 Rework provisions.** Rework provisions, including rebonding for the /B Hi-Rel product designation, are in accordance with MIL-M-38510.

**3.7 Traceability.** Traceability is in accordance with MIL-M-38510. Each microcircuit is traceable to the production lot and to the component vendor's component lot. Reworked or repaired microcircuits maintain traceability.



3.8 Product and process change. Burr-Brown will not implement any major change to the design, materials, construction, configuration, or manufacturing process which may affect the performance, quality, reliability or interchangeability of the microcircuit without full or partial requalification.

3.9 Screening. Screening, for /B Hi-Rel product designation, is in accordance with MIL-STD-883, method 5008, class B, except as modified in paragraph 4.3 herein.

Screening for the standard model, (none) Hi-Rel product designation, includes Burr-Brown QC4118 internal visual inspection and stabilization bake, fine leak, gross leak, burn-in (72 hours performed preseat), temperature cycle, constant acceleration (condition D), and external visual inspection per MIL-STD-883, method 2009.

3.10 Qualification. Qualification is not required. See paragraph 4.2 herein.

#### 4. PRODUCT ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures are in accordance with MIL-M-38510 and MIL-STD-883, method 5008, except as modified herein.

4.2 Qualification. Qualification is not required unless specifically required by contract or purchase order.

When so required, qualification will be in accordance with the inspection routine of MIL-M-38510, paragraph 4.4.2.1. The inspections to be performed are those specified herein for groups A, B, C, and D inspections (see paragraphs 4.4.1, 4.4.2, 4.4.3, and 4.4.4).

4.3 Screening. Screening for the /B Hi-Rel product designation is in accordance with MIL-STD-883, method 5008, class B, and is conducted on all devices. The following additional criteria apply:

- a. Constant acceleration test (MIL-STD-883), method 2001) is test condition B, Y<sub>1</sub> axis only.
- b. Interim and final test parameters are specified in Table II. The interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
- c. Burn-in test (MIL-STD-883, method 1015) conditions:
  - (1) Test condition D
  - (2) Test circuit is Figure 8 herein
  - (3) T<sub>A</sub> = +125°C minimum
  - (4) Test duration is 160 hours minimum
- d. External visual inspection need not include measurement of case and lead dimensions.




FIGURE 8. Test Circuit—Burn-in and Operating Life Test.

4.4 Quality conformance inspection. Groups A and B inspections of MIL-STD-883, method 5008, are performed on each inspection lot. Groups C and D inspections of MIL-STD-883, method 5008, are performed per MIL-STD-883.

4.4.1 Group A inspection. Group A inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008 and as specified in Table II herein.

4.4.2 Group B inspection. Group B inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, class B.

4.4.3 Group C inspection. Group C inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, class B, and as follows:

a. Operating life test (MIL-STD-883, method 1005) conditions:

- (1) Test condition D
- (2) Test circuit is Figure 8 herein
- (3)  $T_A = +125^\circ\text{C}$  minimum
- (4) Test duration is 1000 hours minimum

b. End point electrical parameters are specified in Table II herein.

4.4.4 Group D inspection. Group D inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008.

4.5 Methods of examination and test. Methods of examination and test are specified in the appropriate tables. Electrical test circuits are as prescribed herein or in the referenced test methods of MIL-STD-883.

4.5.1 Voltage and current. All voltage values given, except the input offset voltage (or differential voltage) are referenced to the external zero reference level of the supply voltage. Currents given are conventional current and positive when flowing into the referenced terminal.

## 5. PREPARATION FOR DELIVERY

5.1 Preservation-packaging and packing. Microcircuits are prepared for delivery in accordance with MIL-M-38510.

## 6. NOTES

6.1 Notes. The notes specified in MIL-M-38510 are applicable to this specification.

6.2 Intended use. Microcircuits conforming to this specification are intended for use in applications where the use of screened parts is desirable.

6.3 Ordering data. The contract or order should specify the following:

- a. Complete part number (see paragraph 1.2)
- b. Requirement for certificate of compliance, if desired.

6.4 Definitions.

Offset error. Offset error is the difference between the ideal analog output voltage and the actual output voltage, when all the input bits are off (digital input code 1111 1111 1111).

Gain error. Gain error is the difference between the ideal analog output voltage span and the actual output voltage span, between when all the input bits are off (digital input code 1111 1111 1111) and when all the input bits are on (digital input code 0000 0000 0000).

Linearity error. Linearity error is the difference between the ideal analog output voltage and the actual output voltage, when the offset error and the gain error equal zero.

Differential linearity. Differential linearity is the difference between the ideal (1LSB) analog output voltage change, for 1-bit change in digital input code, and the actual output voltage change. A differential linearity of  $\pm 1\text{LSB}$  means that the output can change anywhere from 0LSB to 2LSB when the input changes from one adjacent input code to the next. Differential linearity of  $\pm 1\text{LSB}$  or less guarantees monotonicity.

Monotonicity. Monotonicity is the condition where the analog output increases or remains the same for an increase in input codes.

Compliance. Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy.

Unipolar output. Unipolar is an output characteristics that displays zero current output at one input extreme and full scale current output at the other input extreme.

Bipolar output. Bipolar is an output characteristic that displays full scale output current at one input extreme and the opposite full scale output current at the other input extreme.

6.5 Microcircuit group assignment. These microcircuits are in Technology Group I as defined in MIL-M-38510, Appendix E.

6.6 Electrostatic sensitivity. These microcircuits may be damaged by electrostatic discharge. Electrostatic sensitive precautions should be observed at all times.

## 7. APPLICATIONS INFORMATION

7.1 Power Supply Decoupling. For optimum performance and noise rejection, each power supply should be decoupled by connecting a  $1\mu\text{F}$  tantalum capacitor from each power supply pin to the ground plane.

7.2 Power supply sensitivity. Power supply sensitivity is specified in Table I. Power supply sensitivity versus ripple frequency is shown in Figure 9.




FIGURE 9. Typical Power Supply Sensitivity vs Power Supply Ripple.

7.3 External offset and gain error adjustment. The untrimmed accuracy of the DAC87 Series is very good and is adequate for many applications. However, when the initial offset and gain errors are greater than what can be allowed in the application, the circuits shown in Figure 3 may be connected and the offset and gain errors may be adjusted to zero.

7.3.1 Offset adjustment. Apply the digital input code, 1111 1111 1111, which should produce zero volts output for the unipolar ranges, or minus full scale for the bipolar ranges. Adjust the offset potentiometer until the output, for the output range being used, is exactly as depicted in Table IV.

7.3.2 Gain adjustment. Apply the digital input code, 0000 0000 0000, which should produce positive full scale. Adjust the gain potentiometer until the output, for the output range being used, is exactly as depicted in Table IV.



## DAC870/883B SERIES

### MODEL NUMBERS:

DAC870V/883B	DAC870U/883B
DAC870VL/883B	DAC870UL/883B
DAC870V	DAC870U
DAC870VL	DAC870UL

REVISION A  
MAY, 1986

## 12-Bit $-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ Military DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- HI-REL MANUFACTURE
- COMPLETELY SPECIFIED,  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- ACCURATE
  - $\pm 1/2\text{LSB}$  max Linearity, over temperature
  - $\pm 25\text{ppm}/^{\circ}\text{C}$  max Gain Drift
  - $\pm 0.3\%$  Total Error, over temperature
  - Monotonic, over temperature
- MIL-STD-883 SCREENING
- DAC87 PIN-COMPATIBLE
- COMPLETE—INTERNAL REFERENCE AND OUTPUT AMPLIFIER

### DESCRIPTION

The DAC870 Series is a high performance, 12-bit, TTL-compatible,  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  digital-to-analog converter in either a 24-pin ceramic side-brazed package or a 28-terminal leadless chip carrier, and it is manufactured on a separate Hi-Rel production line. It is pin-compatible with DAC87 converters and has five user-selected output ranges. Each DAC is a complete device with an internal output amplifier and an ultra-stable reference.

The DAC870 Series is designed for high accuracy, wide temperature applications. The total accuracy without external trim adjustments is  $\pm 0.25\%$  of FSR, decreasing to only  $\pm 0.4\%$  of FSR over  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . With external offset and gain trim adjustments at  $+25^{\circ}\text{C}$ , the total accuracy is less than  $\pm 0.3\%$  of FSR over  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Gain drift is less than  $25\text{ppm}/^{\circ}\text{C}$ . Linearity error, contributed mostly by the internal current switches and resistive ladder, is reduced by laser trimming to less than  $\pm 1/2\text{LSB}$  over temperature. Differential linearity is less than  $\pm 1\text{LSB}$  over temperature, thereby guaranteeing monotonicity from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

There are two electrical performance grades and two product assurance levels, allowing a wide application/budget choice. The DAC870V model/grade features excellent performance from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  and finds wide military, aerospace, and industrial applications. The DAC870U model/grade features excellent performance from  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , and guarantees specifications from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Applications include test equipment, shipboard, ground support, and shirt-sieve environments where operation is between  $-25^{\circ}\text{C}$  and  $+85^{\circ}\text{C}$  but full temperature operation must be assured.


The two product assurance levels available are: standard; and /883B (100% screened, plus PDA = 10%, plus Groups A and B testing on each inspection lot, plus Groups C and D performed as required by MIL-STD-883. See paragraph 1.2.2 for more details. Each device is manufactured in a Hi-Rel environment with clean room conditions which assures "built-in" quality.

# DETAILED SPECIFICATION MICROCIRCUITS, LINEAR DIGITAL-TO-ANALOG CONVERTER HYBRID, SILICON

## 1. SCOPE

1.1 Scope. This specification covers the detail requirements for a 12-bit voltage output digital-to-analog converter hybrid microcircuit.

1.2 Part Number. The complete part number is as shown below.



1.2.1 Device type. The device is a single, 12-bit, voltage output digital-to-analog converter. The input coding is complementary binary. The device may be externally pin-connected for either Complementary Straight Binary (CSB) or Complementary Offset Binary (COB) coding (see Tables IV and V).

There are two electrical performance grades. The V grade designation is the premium grade and features specifications and tests from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . The U grade designation features specifications and tests from  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  and operation from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

Electrical specifications are shown in Table I; electrical tests are shown in Tables II and III.

1.2.2 Device class. The Hi-Rel product designator portion of the part number distinguishes the product assurance levels available as follows:

<u>Hi-Rel product designator</u>	<u>Requirements</u>
/883B	Standard model plus 100% MIL-STD-883 class B screening, with 10% PDA, plus quality conformance inspection (QCI) consisting of Groups A and B performed on each inspection lot, plus Groups C and D performed as required by MIL-STD-883.

(NONE) Standard model including 100% electrical testing.

1.2.3 Case outline. Two case outlines are available.

1.2.3.1 24-pin ceramic side-brazed (DIP). No package identifier is utilized to specify the 24-pin ceramic side-brazed package, which is MIL-M-38510, Appendix C, designator D-3, configuration 3. Figure 1 depicts the case outline for this package type.

1.2.3.2 28-terminal leadless chip carrier (LCC). The "L" package identifier is utilized to specify the 28-terminal square leadless chip carrier package, which is MIL-M-38510, Appendix C, designator C-4. Figure 1 depicts the case outline for this configuration.

1.2.4 Absolute maximum ratings.

Supply voltage, $V_{CC}$	$\pm 20\text{VDC}$
Supply voltage, $V_{DD}$	$0\text{VDC}$ to $+18\text{VDC}$
Data input voltage	$-1\text{VDC}$ to $+7\text{VDC}$
Output short circuit duration	Continuous to ground
Storage temperature range	$-65^{\circ}\text{C}$ to $+165^{\circ}\text{C}$
Lead temperature (soldering, 10sec)	$+300^{\circ}\text{C}$
Junction temperature	$T_j = +165^{\circ}\text{C}$

1.2.5 Recommended operating conditions.

Supply voltage range	$V_{CC}: \pm 14.5\text{VDC}$ to $\pm 15.5\text{VDC}$ $V_{DD}: \pm 4.75\text{VDC}$ to $+5.25\text{VDC}$
Ambient temperature range	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$

1.2.6 Power and thermal characteristics.

<u>Package</u>	<u>Case outline</u>	<u>Maximum allowable power dissipation</u>	<u>Maximum <math>\theta</math> J-C</u>
24-lead DIP	Figure 1	850mW	$48^{\circ}\text{C/W}$
28-terminal LCC	Figure 1	950mW	$42^{\circ}\text{C/W}$

2. APPLICABLE DOCUMENTS

2.1 The following documents form a part of this specification to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microcircuits.


3. REQUIREMENTS

3.1 **General.** Burr-Brown uses production and test facilities and a quality and reliability assurance program adequate to assure successful compliance with this specification.

3.1.1 **Detail specifications.** The individual item requirements are specified herein. In the event of conflicting requirements the order of precedence will be the purchase order, this specification, and then the reference documents.

3.2 **Design, construction, and physical dimensions.**

3.2.1 **Package, metals, and other materials.** The packages, metal surfaces, and other materials are in accordance with MIL-M-38510.



(a) 24-pin side braze; package ID: (none)

(b) 28-terminal LCC; package ID: "L"

FIGURE 1. Case Outlines.

3.2.2 **Design documentation.** The design documentation is in accordance with MIL-M-38510.

3.2.3 **Internal conductors and internal lead wires.** The internal conductors and internal lead wires are in accordance with MIL-M-38510.

3.2.4 **Lead material and finish.** The lead material and finish is in accordance with MIL-M-38510 and is solderable per MIL-STD-883, method 2003.

3.2.5 **Die thickness.** The die thickness is in accordance with MIL-M-38510.



- 3.2.6 Physical dimensions. The physical dimensions are in accordance with paragraph 1.2.3 herein.
- 3.2.7 Circuit diagram and terminal connections. The circuit diagram and terminal connections for the ceramic side-brazed package are shown in Figure 2 and the circuit diagram and terminal connections for the leadless chip carrier package are shown in Figure 3.
- 3.2.8 Glassivation. The microcircuit dice are glassivated.
- 3.3 Electrical performance characteristics. The electrical performance characteristics are specified in Table I and apply over the full operating ambient temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  unless otherwise specified.
- 3.3.1 Offset and gain error adjustment. The DAC is capable of being externally adjusted to zero offset error and to zero gain error using the circuits in Figure 4. See applications information paragraph 7.3.
- 3.3.2 Input coding. The input coding is complementary binary. The digital input code to yield the corresponding output voltage for the various output ranges is specified in Table IV.
- 3.3.3 Output range. The output range is specified in Table VI when externally connected as shown therein.
- 3.4 Electrical tests. Electrical tests are shown in Table II. The subgroups of Table III which constitute the minimum electrical tests for screening, qualification, and quality conformance, are shown in Table II.




FIGURE 2. Terminal Connections (24-pin Ceramic Side Braze).





FIGURE 3. Terminal Connections (28-terminal LCC).



1/  $\leq 100\text{ppm}/^\circ\text{C}$ .  
 2/  $\pm 20\%$  carbon composition or better. Locate close to the DAC870 to prevent noise pickup.  
 3/ Ceramic.

FIGURE 4. Offset and Gain Error Adjustment Circuits.

TABLE I. Electrical Performance Characteristics.

CHARACTERISTICS	CONDITIONS <sup>1/</sup>	LIMITS						UNITS <sup>2/</sup>
		DAC870V/883B DAC870VL/883B			DAC870U/883B DAC870UL/883B			
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>RESOLUTION</b>		12			12			Bits
<b>DIGITAL INPUTS</b>								
Input voltage: Logic "1"	$T_A = +25^\circ\text{C}$	2.0		5.5	*		*	V
Logic "0"	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	2.4		5.5	*		*	V
	$T_A = +25^\circ\text{C}$	0		0.8	*		*	V
	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	0		0.4	*		*	V
Input Current: Logic "1"	$V_{IN} = 2.4\text{V}$			+40			*	$\mu\text{A}$
Logic "0"	$V_{IN} = 0.4\text{V}$	-1.6		0	*		*	mA
<b>ACCURACY</b>								
Total error, untrimmed <sup>3/</sup> : Unipolar	$T_A = +25^\circ\text{C}$			$\pm 0.25$			*	% of FSR
	$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$						$\pm 0.25$	% of FSR
	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			$\pm 0.40$			*	% of FSR
Bipolar	$T_A = +25^\circ\text{C}$			$\pm 0.25$			*	% of FSR
	$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$						$\pm 0.25$	% of FSR
	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			$\pm 0.40$			*	% of FSR
Total error, trimmed <sup>3/ 4/</sup> : Unipolar	$T_A = +25^\circ\text{C}$		$\pm 0.006$	$\pm 0.0122$			*	% of FSR
	$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$						$\pm 0.15$	% of FSR
	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			$\pm 0.30$			*	% of FSR
Bipolar	$T_A = +25^\circ\text{C}$		$\pm 0.006$	$\pm 0.0122$			*	% of FSR
	$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$						$\pm 0.15$	% of FSR
	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			$\pm 0.30$			*	% of FSR
Linearity error	$T_A = +25^\circ\text{C}$		$\pm 0.25$	$\pm 0.50$			*	LSB
	$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$						$\pm 0.50$	LSB
	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			$\pm 0.50$			$\pm 3$	LSB
Differential linearity error <sup>5/</sup>	$T_A = +25^\circ\text{C}$		$\pm 0.50$	$\pm 0.75$			*	LSB
	$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$						$\pm 1.0$	LSB
	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			$\pm 1.0$			$\pm 3$	LSB
Monotonicity temperature range <sup>6/</sup>		-55		+125	-25		+85	$^\circ\text{C}$
Offset error <sup>8/</sup> : Unipolar <sup>7/</sup>	$T_A = +25^\circ\text{C}$			$\pm 0.10$			*	% of FSR
	$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$						$\pm 0.118$	% of FSR
	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			$\pm 0.15$			*	% of FSR
Bipolar <sup>7/</sup>	$T_A = +25^\circ\text{C}$			$\pm 0.10$			*	% of FSR
	$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$						$\pm 0.15$	% of FSR
	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			$\pm 0.15$			*	% of FSR
Offset temperature sensitivity <sup>7/</sup> : Unipolar	$-25^\circ\text{C}$ to $+85^\circ\text{C}$						$\pm 3$	ppm of FSR/ $^\circ\text{C}$
	$-55^\circ\text{C}$ to $+125^\circ\text{C}$			$\pm 3$				ppm of FSR/ $^\circ\text{C}$
Bipolar	$-25^\circ\text{C}$ to $+85^\circ\text{C}$						$\pm 15$	ppm of FSR/ $^\circ\text{C}$
	$-55^\circ\text{C}$ to $+125^\circ\text{C}$			$\pm 15$			$\pm 45$	ppm of FSR/ $^\circ\text{C}$
Gain error <sup>8/ 9/</sup> : Unipolar <sup>7/</sup>	$T_A = +25^\circ\text{C}$			$\pm 0.15$			*	% of FSR
	$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$						$\pm 0.20$	% of FSR
	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			$\pm 0.25$			*	% of FSR
Bipolar <sup>7/</sup>	$T_A = +25^\circ\text{C}$			$\pm 0.15$			*	% of FSR
	$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$						$\pm 0.20$	% of FSR
	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			$\pm 0.25$			*	% of FSR
Gain temperature sensitivity <sup>7/</sup> : Unipolar	$-25^\circ\text{C}$ to $+85^\circ\text{C}$						$\pm 20$	ppm/ $^\circ\text{C}$
	$-55^\circ\text{C}$ to $+125^\circ\text{C}$			$\pm 25$				ppm/ $^\circ\text{C}$
Bipolar	$-25^\circ\text{C}$ to $+85^\circ\text{C}$						$\pm 20$	ppm/ $^\circ\text{C}$
	$-55^\circ\text{C}$ to $+125^\circ\text{C}$			$\pm 25$			$\pm 75$	ppm/ $^\circ\text{C}$
Gain adjustment range		0.15			*			% of FSR
<b>DYNAMIC CHARACTERISTICS</b>								
Slew rate		10			*			V/ $\mu\text{sec}$
Settling time	$\Delta V_0 = 20\text{V}$ to $\pm 1/2\text{LSB}$		5	7		*	*	$\mu\text{sec}$
	$\Delta V_0 = 10\text{V}$ to $\pm 1/2\text{LSB}$		3	6		*	*	$\mu\text{sec}$
	$\Delta V_0 = 1\text{LSB}$ to $\pm 1/2\text{LSB}$		1.5	3		*	*	$\mu\text{sec}$
<b>ANALOG OUTPUT</b>								
Output voltage range <sup>2/</sup>			$\pm 5$	$\pm 10$			*	V
Output current <sup>10/</sup>					*		*	mA
Output resistance, DC			0.05	0.2			*	$\Omega$
Output short circuit current	$T_A = +25^\circ\text{C}$		$\pm 5$	$\pm 40$			*	mA

TABLE I. Electrical Performance Characteristics (cont).

CHARACTERISTICS	CONDITIONS <sup>1/</sup>	LIMITS						UNITS <sup>2/</sup>
		DAC870V/883B DAC870V DAC870VL			DAC870U/883B DAC870UL DAC870UL			
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>INTERNAL REFERENCE</b>								
Internal reference voltage (V <sub>R</sub> )	-25°C to +85°C	±6.23	±6.3	±6.37	*	*	*	V
Internal reference temperature sensitivity	-55°C to +125°C			±25			±20	ppm of V <sub>R</sub> /°C
Output current from internal reference	for specified V <sub>R</sub>	1.5			*			ppm of V <sub>R</sub> /°C mA
<b>POWER SUPPLY</b>								
Power supply range: +V <sub>CC</sub> -V <sub>CC</sub> V <sub>DD</sub>		+13.5 -13.5 +4.5	+15 -15 +5	+16.5 -16.5 +16.5	*	*	*	V V V
Power supply sensitivity: ±V <sub>CC</sub> V <sub>DD</sub>	±V <sub>CC</sub> = 15V ±0.5V V <sub>DD</sub> = 5V ±0.25V		±0.002 ±0.001	±0.004 ±0.002		*	*	% of FSR/%V <sub>CC</sub> % of FSR/%V <sub>DD</sub>
Power supply current (quiescent): +V <sub>CC</sub> -V <sub>CC</sub> V <sub>DD</sub> <sup>11/</sup>	-55°C ≤ T <sub>A</sub> ≤ +125°C			+12 -25 +10		*	*	mA mA mA
<b>TEMPERATURE RANGE</b>								
Operating		-55		+125	*		*	°C
Storage		-65		+150	*		*	°C

\* Specification same as DAC870V.


- NOTES:
- 1/ ±V<sub>CC</sub> = 15V, V<sub>DD</sub> = 5V, -55°C ≤ T<sub>A</sub> ≤ +125°C, unless otherwise specified.
  - 2/ FSR = Full Scale Range (Example: The FSR is 20V for ±10V range, 10V for ±5V range, and 10V for 0 to +10V range.) LSB = Least Significant Bit.
  - 3/ Total error includes all errors at any fixed power supply voltage within the recommended supply voltage range, including the internal reference, linearity error, offset error, and gain error.
  - 4/ Offset and gain externally trimmed to zero error at T<sub>A</sub> = +25°C.
  - 5/ Monotonicity is assured by testing differential linearity to ±1LSB maximum.
  - 6/ Externally adjustable to zero.
  - 7/ The reference error is included.
  - 8/ The offset error is specified separately and is not included herein.
  - 9/ The output voltage range is determined by external conditions (see Table VI).
  - 10/ Limit is assured by testing output resistance where R<sub>LOAD</sub> = 2kΩ.
  - 11/ Power dissipation is an additional 100mW, when V<sub>DD</sub> is operated at +15V.

TABLE II. Electrical Test Requirements.  
(The individual tests within the subgroups appear in Table III)

Models	DAC870V/883B	DAC870U/883B
	DAC870VL/883B	DAC870UL/883B
	DAC870V	DAC870U
	DAC870VL	DAC870UL
<b>MIL-STD-883 test requirements [hybrid class]</b>	Subgroups (see Table III)	
Interim electrical parameters (preburn-in) (method 5008)	1	1
Final electrical test parameters (method 5008)	1*, 2, 3,	1, 2, 2U, 3, 3U
Group A test requirements (method 5008) 1/	1, 2, 3, 4	1, 2, 2U, 3, 3U
Group C end point electrical parameters (method 5008) 1/	—	1
Additional electrical subgroups performed prior to Group C inspections	—	—

\*PDA applies to subgroup 1 (see 4.3.d)  
1/ Applies to /883B models only.

3.5 **Marking.** Marking is in accordance with MIL-M-38510. The following marking is placed on each microcircuit as a minimum:

- a. Part number (see paragraph 1.2)
- b. Inspection lot identification code<sup>1/</sup>
- c. Manufacturer's identification (  )
- d. Manufacturer's designating symbol (CEBS)
- e. Country of origin

3.6 **Workmanship.** These microcircuits are manufactured, processed, and tested in a workmanlike manner. Workmanship is in accordance with good engineering practices, workmanlike instructions, inspection and test procedures and training, prepared in fulfillment of Burr-Brown's product assurance program.

3.6.1 Rework provisions. Rework provisions, including rebonding for the /883B Hi-Rel product designation, are in accordance with MIL-M-38510.

1/ A 4-digit code, indicating year and week of seal, and a 4- or 5-digit lot identifier are marked on each unit.

3.7 Traceability. Traceability for the /883B product designation is in accordance with MIL-M-38510. Each microcircuit is traceable to the production lot and to the component vendor's component lot.

3.8 Product and process change. Burr-Brown will not implement any major change to the design, materials, construction, or manufacturing process which may affect the performance, quality or interchangeability of the microcircuit without full or partial requalification.

3.9 Screening. Screening for the /883B Hi-Rel product designation, is in accordance with MIL-STD-883, method 5008, class B, except as modified in paragraph 4.3 herein.

Screening for the standard model includes Burr-Brown QC4118 internal visual inspection, stabilization bake, fine leak, gross leak, burn-in (72 hours performed preseal), constant acceleration (condition E), temperature cycle (condition C), and external visual per MIL-STD-883, method 2009.

For the /883B Hi-Rel product designation, all microcircuits will have passed the screening requirements prior to qualification or quality conformance inspection.

3.10 Qualification. Qualification is not required. See paragraph 4.2 herein.

3.11 Quality conformance inspection. Quality conformance inspection for the /883B Hi-Rel product designation, is in accordance with MIL-M-38510, except as modified in paragraph 4.4 herein. The microcircuit inspection lot will have passed quality conformance inspection prior to microcircuit delivery.

TABLE III. Group A Inspection.

SUBGROUP	PARAMETERS	TEST CIRCUIT FIGURE	CONDITIONS <sup>1/</sup>	LIMITS				UNITS	
				DAC870 "V" Grade		DAC870 "U" Grade			
				MIN	MAX	MIN	MAX		
1 T <sub>A</sub> = +25°C	Offset error, bipolar	5	±10V range (ideal value = -10.000V)		±20		*	mV	
	Gain error, bipolar	5	±10V range (ideal value = +9.995117V) <sup>2/</sup>		±30		*	mV	
	Linearity error, bipolar	5	±10V range <sup>3/ 4/</sup>				*	mV	
				For + bit errors	+2.44		*	mV	
				For - bit errors	-2.44		*	mV	
	Differential linearity error, bipolar	5	±10V range <sup>2/ 3/</sup>		±3.66		*	mV	
	Total error, untrimmed, bipolar	5			±50		*	mV	
	Total error, trimmed, bipolar				—		—		
	Internal reference voltage	5			+6.23	+6.37	*	V	
	Input voltage <sup>5/</sup>	—		Logic "1", all inputs, V <sub>in</sub> = 5.0VDC to 2.0VDC, measure ΔV <sub>o</sub>		±4.0		±4.0	mV
		—		Logic "0", all inputs, V <sub>in</sub> = 0VDC to 0.8VDC, measure ΔV <sub>o</sub>		±4.0		±4.0	mV
	Input current	—		Logic "1", each input, V <sub>in</sub> = +2.4VDC		+40		*	μA
		—		Logic "0", each input, V <sub>in</sub> = +0.4VDC		0		*	mA
	Power supply current	5		No load +V <sub>cc</sub>	-1.6	12		*	mA
		5		No load -V <sub>cc</sub>		25		*	mA
		5		No load V <sub>DD</sub>		10		*	mA
	Output resistance	5		R <sub>o</sub> = $\frac{(V_o \text{ no load}) - (V_o \text{ 2k}\Omega \text{ load})}{5\text{mA}}$		0.2		*	Ω
	Output short circuit current	—		R <sub>load</sub> = 1Ω, V <sub>o</sub> = +FS and -FS	±5	±40		*	mA
	Power supply sensitivity	5		±10V range, V <sub>o</sub> = +FS, ΔV <sub>cc</sub> = +0.5V and -0.5V		±2.6		*	mV
				±10V range, V <sub>o</sub> = +FS, ΔV <sub>DD</sub> = +0.25V and -0.25V		±2.0		*	mV
Gain adjustment range	4		±10V range	±30			*	mV	
Offset error, unipolar	5		0 to +10V range (ideal value = 0.00V)		±10		*	mV	
Gain error, unipolar	5		0 to +10V range (ideal value = +9.997559V) <sup>2/</sup>		±15		*	mV	
Total error, untrimmed, unipolar	5		0 to +10V range		±25		*	mV	
2 T <sub>A</sub> = +125°C	Offset error, bipolar (V <sub>OE</sub> )	5	±10V range (ideal value = -10.000V)		±30			mV	
	Gain error, bipolar (G <sub>E</sub> )	5	±10V range (ideal value = +9.995117V) <sup>2/</sup>		±50			mV	
	Offset temperature sensitivity, Bipolar	—	±10V range, $\frac{\Delta V_{OE}}{\Delta T} = \frac{V_{OE125} - V_{OE25}}{100^\circ\text{C}}$		±0.30		±9.0	mV/°C	
	Gain temperature sensitivity, Bipolar	—	±10V range, $\frac{\Delta G_E}{\Delta T} = \frac{G_{E125} - G_{E25}}{100^\circ\text{C}}$		±0.50		±1.50	mV/°C	
	Linearity error, bipolar	5	±10V range <sup>2/ 3/</sup>						
				For + bit errors	+2.44		+14.64	mV	
				For - bit errors	-2.44		-14.64	mV	
	Differential linearity error, bipolar	5	±10V range <sup>2/ 3/</sup>		±4.88		±14.64	mV	
	Total error, untrimmed, bipolar	5	±10V range		±80			mV	
	Total error, trimmed, bipolar	5	±10V range <sup>2/</sup>		±60			mV	
Internal reference voltage	5			+6.23	+6.37		V		
Internal reference temperature sensitivity	—		$\frac{\Delta V_R}{\Delta T} = \frac{V_{R125} - V_{R25}}{100^\circ\text{C}}$		±157		μV/°C		

TABLE III. Group A Inspection (cont).

SUBGROUP	PARAMETERS	TEST CIRCUIT FIGURE	CONDITIONS <sup>1/</sup>	LIMITS				UNITS
				DAC870 "V" Grade		DAC870 "U" Grade		
				MIN	MAX	MIN	MAX	
2U T <sub>A</sub> = +85°C	Offset error, bipolar (V <sub>OE</sub> )	5	±10V range (ideal value = -10.000V)				±30	mV
	Gain error, bipolar (G <sub>E</sub> )	5	±10V range (ideal value = +9.995117V) <sup>2/</sup>				±40	mV
	Offset temperature sensitivity, Bipolar	—	±10V range, $\frac{\Delta V_{OE}}{\Delta T} = \frac{V_{OE85} - V_{OE25}}{60^\circ C}$				±0.15	mV/°C
	Gain temperature sensitivity, Bipolar	—	±10V range, $\frac{\Delta V_{GE}}{\Delta T} = \frac{G_{E85} - G_{E25}}{60^\circ C}$				±0.40	mV/°C
	Linearity error, bipolar	5	±10V range, <sup>3/ 2/</sup> For + bit errors For - bit errors				+2.44 -2.44	mV mV
	Differential linearity error, bipolar	5	±10V range <sup>4/ 3/</sup>				±4.88	mV
	Total error, untrimmed, bipolar	5	±10V range				±50	mV
	Total error, trimmed, bipolar	5	±10V range <sup>2/</sup>				±30	mV
	Internal reference voltage	5				+6.23	+6.37	V
	Internal reference temperature sensitivity	—	$\frac{\Delta V_R}{\Delta T} = \frac{V_{R85} - V_{R25}}{60^\circ C}$				±126	μV/°C
3 T <sub>A</sub> = -55°C	Offset error, bipolar	5	±10V range (ideal value = -10.000V)		±30			mV
	Gain error, bipolar	5	±10V range (ideal value = +9.995117V) <sup>2/</sup>		±50			mV
	Offset temperature sensitivity, Bipolar	—	±10V range, $\frac{\Delta V_{OE}}{\Delta T} = \frac{V_{OE25} - V_{OE-55}}{80^\circ C}$		±0.30		±.90	mV/°C
	Gain temperature sensitivity, Bipolar	—	±10V range, $\frac{\Delta G_E}{\Delta T} = \frac{G_{E25} - G_{E-55}}{80^\circ C}$		±0.50		±1.50	mV/°C
	Linearity error, bipolar	5	±10V range, <sup>3/ 2/</sup> For + bit errors For - bit errors		+2.44 -2.44		+14.64 -14.64	mV mV
	Differential linearity error, bipolar	5	±10V range <sup>4/ 3/</sup>		±4.88		±14.64	mV
	Total error, untrimmed, bipolar	5	±10V range		±80			mV
	Total error, trimmed, bipolar	5	±10V range <sup>2/</sup>		±60			mV
	Internal reference voltage	5			+6.23		+6.37	V
	Internal reference temperature sensitivity	—	$\frac{\Delta V_R}{\Delta T} = \frac{V_{R25} - V_{R-55}}{80^\circ C}$				±157	μV/°C
3U T <sub>A</sub> = -55°C	Offset error, bipolar	5	±10V range (ideal value = -10.000V)				±30	mV
	Gain error, bipolar	5	±10V range (ideal value = +9.995117V) <sup>2/</sup>				±40	mV
	Offset temperature sensitivity, Bipolar	—	±10V range, $\frac{\Delta V_{OE}}{\Delta T} = \frac{V_{OE25} - V_{OE-25}}{50^\circ C}$				±0.30	mV/°C
	Gain temperature sensitivity, Bipolar	—	±10V range, $\frac{\Delta G_E}{\Delta T} = \frac{G_{E25} - G_{E-25}}{50^\circ C}$				±0.40	mV/°C
	Linearity error, bipolar	5	±10V range, <sup>3/ 2/</sup> For + bit errors For - bit errors				+2.44 -2.44	mV mV
	Differential linearity error, bipolar	5	±10V range <sup>4/ 3/</sup>				±4.88	mV
	Total error, untrimmed, bipolar	5	±10V range				±50	mV
	Total error, trimmed, bipolar	5	±10V range <sup>2/</sup>				±30	mV
	Internal reference voltage	5				+6.23	+6.37	V
	Internal reference temperature sensitivity	—	$\frac{\Delta V_R}{\Delta T} = \frac{V_{R25} - V_{R-25}}{50^\circ C}$				±126	μV/°C
4 T <sub>A</sub> = +25°C	Setting Time	6	T <sub>O</sub> ±1/2LSB, ΔV <sub>O</sub> = 20V		7			μsec
	Slew Rate	6	ΔV <sub>O</sub> = 20V, 10% to 90%	10				V/μsec

NOTES:

1/  $\pm V_{CC} = 15VDC$ ,  $V_{DD} = 5VDC$ , Logic 1 = 4V, Logic 0 = 0.2V, no load, unless otherwise specified.

2/ Offset error corrected to zero.

3/ The individual bit errors that are positive are switched on and compared to 1/2LSB. The individual bit errors that are negative are switched on and compared to 1/2LSB. This guarantees  $\pm 1/2LSB$  maximum linearity error.

4/ Offset error and gain error correction factors for the Device Under Test (DUT), if any, are applied to the DUT output voltage before comparing the DUT output voltage to the ideal output voltage. This is the basis for linearity error and differential linearity error relative to a straight line through the end points of the transfer function.

5/ Differential linearity error is tested at all combinations of the four most significant bits.

6/ Total error, trimmed, (bipolar) is the same as linearity error, bipolar.

7/ Offset and gain errors adjusted to zero at  $T_A = +25^\circ C$ .

TABLE IV. Ideal Output Voltage vs Digital Input Code.

Output Range	Digital Input Code [Complementary 12-Bit Binary]		
	1111 1111 1111	0111 1111 1111	0000 0000 0000
-2.5V to +2.5V	-2.500V	0	+2.498779V
-5V to +5V	-5.000V	0	+4.997559V
-10V to +10V	-10.000V	0	+9.995117V
0 to +5V	0	+2.500V	+4.998779V
0 to +10V	0	+5.000V	+9.997559V

NOTES:

1. One LSB = 1.2207mV for a 5-volt full scale range. One LSB = 2.4414mV for a 10-volt full scale range. One LSB = 4.8828mV for a 20-volt full scale range.

2. Digital input codes are shown with the MSB listed first.

TABLE V. Output Range Selection.

24-pin Side Braze Package				
Output Range	Required External Pin Connections			
-2.5V to +2.5V	15 to 18	17 to 20	19 to 20	16 to 24
-5V to +5V	15 to 18	17 to 20	19 NC	16 to 24
-10V to +10V	15 to 19	17 to 20	19 to 15	16 to 24
0 to +5V	15 to 18	17 to 21	19 to 20	16 to 24
0 to +10V	15 to 18	17 to 21	19 NC	16 to 24
28-Terminal LCC Package				
Output Range	Required External Pin Connections			
-2.5V to +2.5V	18 to 21	20 to 24	23 to 24	19 to 28
-5V to +5V	18 to 21	20 to 24	23 NC	19 to 28
-10V to +10V	18 to 23	20 to 24	23 to 18	19 to 28
0 to +5V	18 to 21	20 to 25	23 to 24	19 to 28
0 to +10V	18 to 21	20 to 25	23 NC	19 to 28




FIGURE 5. Test Circuit—Simplified.




FIGURE 6. Slew Rate and Settling Time Test Circuit.

#### 4. PRODUCT ASSURANCE PROVISIONS

4.1 **Sampling and inspection.** Sampling and inspection procedures are in accordance with MIL-M-38510 and MIL-STD-883, method 5008, except as modified herein.

4.2 **Qualification.** Qualification is not required unless specifically required by contract or purchase order. When so required, qualification will be in accordance with the inspection routine of MIL-M-38510, paragraph 4.4.2.1. The inspections to be performed are those specified herein for groups A, B, C and D inspections (see paragraphs 4.4.1, 4.4.2, 4.4.3, and 4.4.4).

Burr-Brown has performed and successfully completed qualification inspection as described above. The most recent report is available from Burr-Brown.

4.3 **Screening.** Screening, the /883B Hi-Rel product designation, is in accordance with MIL-STD-883B, method 5008, class B, and is conducted on all devices. The following additional criteria apply:

- a. Interim and final test parameters are specified in Table II.
- b. Burn-in test (MIL-STD-883, method 1015) conditions:
  - (1) Test condition D
  - (2) Test circuit is Figure 7 herein
  - (3)  $T_A = +125^\circ\text{C}$  minimum
  - (4) Test duration is 160 hours minimum





FIGURE 7. Test Circuit-Burn-in and Operating Life Test.



- c. Percent defective allowable (PDA). The PDA, for /883B Hi-Rel product designation only, is 10 percent and parametric and catastrophic failures. It is based on failures from group A, subgroup 1 test, after cool-down as final electrical test in accordance with MIL-STD-883, method 5008, and with no intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from preburn-in screening failures may be excluded from the PDA. If interim electrical parameter tests are omitted, all screening failures shall be included in the PDA. The verified failures of group A, subgroup 1, after burn-in are used to determine the percent defective for each manufacturing lot, and the lot is accepted or rejected based on the PDA.
  - d. External visual inspection need not include measurement of case and lead dimensions.
- 4.4 Quality conformance inspection. Groups A and B inspections of MIL-STD-883, method 5005, are performed on each inspection lot. Groups C and D inspections of MIL-STD-883, are performed as required by MIL-STD-883, unless specified by contract or purchase order.

A report of the most recent groups C and D inspections is available from Burr-Brown.

4.4.1 Group A inspection. Group A inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, and as specified in Table II herein.

4.4.2 Group B inspection. Group B inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, class B.

4.4.3 Group C inspection. Group C inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, class B, and as follows:

- a. Operating life test (MIL-STD-883, method 1005) conditions:

- (1) Test condition D
- (2) Test circuit is Figure 5 herein
- (3)  $T_A = +125^\circ\text{C}$  minimum
- (4) Test duration is 1000 hours minimum

- b. End point electrical parameters are specified in Table II herein.

4.4.4 Group D inspection. Group D inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008 and as follows:

- a. End point electrical parameters are specified in Table II herein.

4.4.5 Inspection of packaging. Inspection of packaging shall be in accordance with MIL-M-38510.

4.5 Methods of examination and test. Methods of examination and test are specified in the appropriate tables. Electrical test circuits are as prescribed herein or in the referenced test methods of MIL-STD-883.

4.5.1 Voltage and current. All voltage values given, except the input offset voltage (or differential voltage) are referenced to the external zero reference level of the supply voltage. Currents given are conventional current and positive when flowing into the referenced terminal.

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

## 6. NOTES

6.1 Notes. The notes specified in MIL-M-38510 are applicable to this specification.

6.2 Intended use. Microcircuits conforming to this specification are intended for use in applications where the use of screened parts is required or desirable.

6.3 Ordering data. The contract or purchase order should specify the following:

- a. Complete part number (see paragraph 1.2).
- b. Requirement for certificate of compliance, if desired.

6.4 Definitions.

Offset error. Offset error is the difference between the ideal analog output voltage and the actual output voltage, when all the input bits are off (digital input code: 1111 1111 1111).

Gain error. Gain error is the difference between the ideal analog output voltage span and the output voltage span, between when all the input bits are off (digital input code: 1111 1111 1111) and when all the input bits are on (digital input code: 0000 0000 0000).

Linearity error. Linearity error is the difference between the ideal analog output voltage and the actual output voltage, when the offset error and the gain error are equal to zero.

**Differential linearity.** Differential linearity is the difference between the ideal (1LSB) analog output voltage change, for a 1-bit change in digital input code and the actual output voltage change. A differential linearity of  $\pm 1$ LSB means that the output can change anywhere from 0LSB to 2LSB when the input changes from one adjacent input code to the next. Differential linearity of  $\pm 1$ LSB or less guarantees monotonicity.

**Monotonicity.** Monotonicity is the condition where the analog output increases or remains the same for a 1LSB increase in input codes.

**Unipolar output.** Unipolar is an output characteristic that displays zero volts output at one input extreme and full scale volts output at the other extreme.

**Bipolar output.** Bipolar is an output characteristic that displays full scale output voltage at one input extreme and the opposite full scale output voltage at the other input extreme.

6.5 **Microcircuit group assignment.** These microcircuits are assigned to Technology Group I as defined in MIL-M-38510, Appendix E.

6.6 **Electrostatic sensitivity.** CAUTION—these microcircuits may be damaged by electrostatic discharge. Precautions should be observed at all times.

## 7. APPLICATION INFORMATION

7.1 **Power Supply Decoupling.** For optimum performance and noise rejection, each power supply should be decoupled by connecting a  $1\mu\text{F}$  tantalum or electrolytic capacitor from each power supply pin to the ground plane. Electrolytic capacitors, if used, should be paralleled with  $0.01\mu\text{F}$  ceramic capacitors for best high frequency performance.

7.2 **Power Supply Sensitivity.** Power supply sensitivity is specified in Table I. Power supply sensitivity versus ripple frequency is shown in Figure 8.

7.3 **External offset and gain error adjustment.** The untrimmed accuracy of the DAC870 series is very good and is adequate for many applications. However, when the initial offset and gain errors are greater than what can be allowed in the application, the circuits shown in Figure 4 can be utilized to adjust the offset and gain errors to zero.

7.3.1 **Offset adjustment.** Apply the digital input code, 1111 1111 1111, which should produce zero volts output for the unipolar ranges, or minus full scale for the bipolar ranges. Adjust the offset potentiometer until the output, for the output range employed, is exactly the value indicated in Table IV.

7.3.2 **Gain adjustment.** Apply the digital input code, 0000 0000 0000, which should produce positive full scale. Adjust the gain potentiometer until the output is exactly as depicted in Table IV for the output range being utilized.

7.4 **Reference supply.** All models of the DAC870 are supplied with an internal 6.3V reference voltage supply. This voltage has a tolerance of  $\pm 1\%$  and must be connected to the Reference Input for specified operation. This reference may be used externally also. The external current drain is limited to sourcing 2.5mA up to  $+85^\circ\text{C}$  and 1mA up to  $+125^\circ\text{C}$  exclusive of the current required by the bipolar offset circuit. An external buffer amplifier is recommended if this reference will be used to drive other system components, because variations in a load driven from the reference will result in bipolar offset variations of the DAC870 converter. Gain and bipolar offset adjustments should be made under constant load conditions. It should be noted that because of the design of the DAC870 an external reference voltage cannot be used with the DAC870.




FIGURE 8. Power Supply Sensitivity vs Power Supply Ripple.



## INA258/883B SERIES

### MODEL NUMBERS:

INA258WG/883B	INA258VG/883B	INA258UG/883B
INA258WL/883B	INA258VL/883B	INA258UL/883B
INA258WG	INA258VG	INA258UG
INA258WL	INA258VL	INA258UL

REVISION A  
MAY, 1986

## Very-High Accuracy Military INSTRUMENTATION AMPLIFIER

### FEATURES

- VERSATILE FOUR-OP AMP DESIGN
- ULTRA-LOW VOLTAGE DRIFT,  $0.5\mu\text{V}/^\circ\text{C}$
- LOW OFFSET VOLTAGE,  $50\mu\text{V}$
- LOW NONLINEARITY, 0.005%
- LOW NOISE,  $13\text{nV}/\sqrt{\text{Hz}}$  at  $f_0 = 1\text{kHz}$
- HIGH CMR, 106dB at 60Hz
- HIGH INPUT IMPEDANCE,  $10^{10}\Omega$

### DESCRIPTION

The INA258 is a high accuracy, multistage, integrated-circuit instrumentation amplifier designed for signal conditioning requirements where very high performance is desired.

A multi-amplifier, monolithic design, which uses Burr-Brown's ultra-low drift, low noise technology, provides the highest performance with maximum versatility at the lowest cost. This makes the INA258 ideal for even high volume applications.

### APPLICATIONS

- AMPLIFICATION OF SIGNALS FROM SOURCES SUCH AS:
  - Strain Gauges
  - Thermocouples
  - RTDs
- REMOTE TRANSDUCERS
- LOW LEVEL SIGNALS

Burr-Brown's compatible thin film resistors and state-of-the-art wafer level laser trimming techniques are used for minimizing offset voltage and temperature drift. This advanced technique also maximizes common mode rejection and gain accuracy.


The INA258 also contains a fourth operational amplifier, specified separately, which can conveniently be used for some important applications, such as single-capacitor active low-pass filtering and easy output level shifting.

# DETAILED SPECIFICATION MICROCIRCUITS, LINEAR INSTRUMENTATION AMPLIFIER MONOLITHIC, SILICON

## 1. SCOPE

1.1 Scope. This specification covers the detail requirements for a very high accuracy instrumentation amplifier. For description of operation see paragraph 8.

1.2 Part number. The complete part number is as shown below.



1.2.1 Device type. The device is a single instrumentation amplifier. Three electrical performance grades (W, V, and U) are provided. The electrical performance characteristics are shown in Table I.

1.2.2 Device class. The device class is similar to the class B product assurance level as defined in MIL-M-38510. The Hi-Rel product designator portion of the part number distinguishes the product assurance levels available as follows:

### Hi-Rel Product

#### Designator

/883B

Standard model plus 100% MIL-STD-883 class B screening, with 5% PDA, plus quality conformance inspection (QCI) consisting of Groups A and B performed on each inspection lot, plus Groups C and D performed as required by MIL-STD-883.

(none)

Standard model including 100% electrical testing.

#### Requirements

1.2.3 Case outline. Two case outlines are available. The case outline for the "G" package is D-6, configuration 3 (18-lead ceramic side braze), and the outline for the "L" package is C-2 (20-terminal square leadless chip carrier) as defined in MIL-M-38510 Appendix C. Figure 1 depicts the case outlines for both package types.




FIGURE 1. Case Outlines.

#### 1.2.4 Absolute maximum ratings.

Supply voltage range	±20VDC
Input voltage range	±V <sub>CC</sub>
Internal power dissipation	600mW
Storage temperature range	-65°C to +165°C
Output short circuit duration	Continuous to ground
Lead temperature (soldering, 10 sec.)	+300°C

#### 1.2.5 Recommended operating conditions.

Supply voltage range	±5VDC to ±20VDC
Ambient temperature range	-55°C to +125°C

#### 1.2.6 Power and thermal characteristics.

Package	Case Outline	Maximum allowable power dissipation	Maximum $\theta_{JC}$
18-lead DIP	Figure 1	600mW	41°C/W
20-terminal LCC	Figure 1	600mW	40°C/W

## 2. APPLICABLE DOCUMENTS

2.1 The following documents form a part of this specification to the extent specified herein.

### SPECIFICATION

#### MILITARY

MIL-M-38510—Microcircuits, General Specification for.

### STANDARD

#### MILITARY

MIL-STD-883—Test Methods and Procedures for Microcircuits.

## 3. REQUIREMENTS

3.1 General. Burr-Brown uses production and test facilities and a quality and reliability assurance program adequate to assure successful compliance with this specification.

3.1.1 Detail specifications. The individual item requirements are specified herein. In the event of conflicting requirements the order of precedence will be the purchase order, this specification, and then the reference documents.

3.2 Design, construction, and physical dimensions.

3.2.1 Package, metals, and other materials. The packages, metal surfaces, and other materials are in accordance with MIL-M-38510.

3.2.2 Design documentation. The design documentation is in accordance with MIL-M-38510.

3.2.3 Internal conductors and internal lead wires. The internal conductors and internal lead wires are in accordance with MIL-M-38510.

3.2.4 Lead material and finish. The lead material and finish is in accordance with MIL-M-38510 and is solderable per MIL-STD-883, method 2003.

3.2.5 Die thickness. The die thickness is in accordance with MIL-M-38510.

3.2.6 Physical dimensions. The physical dimensions are in accordance with paragraph 1.2.3 herein.

3.2.7 Circuit diagram and terminal connections. The circuit diagram and terminal connections for the "G" package are shown in Figure 2 and the circuit diagram and terminal connections for the "L" package are shown in Figure 3.

3.2.8 Glassivation. The microcircuit die is glassivated.

3.2.9 Schematic circuits. Simplified schematic circuits for "G" and "L" packages are shown in Figures 2 and 3 respectively.

3.3 Electrical performance characteristics. The electrical performance characteristics are specified in Table I and apply over the full operating ambient temperature range of -55°C to +125°C unless otherwise specified.

3.3.1 Additional electrical performance characteristics. Additional electrical performance curves are shown in paragraph 7.

3.3.2 Offset null. The amplifier is capable of being nulled to zero offset voltage using the circuit in Figure 4. If nulling is unnecessary, delete the potentiometer and make no connections.




FIGURE 2. INA258 "G" Circuit Diagram and Terminal Connections.




FIGURE 3. INA258 "L" Package Circuit Diagram and Terminal Connections.

TABLE I. Electrical Performance Characteristics.

All characteristics at  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ,  $\pm V_{CC} = 15\text{VDC}$ , unless otherwise specified.

CHARACTERISTICS	SYMBOL	CONDITIONS	INA258WG/883B INA258WL/883B INA258WG INA258WL			INA258VG/883B INA258VL/883B INA258VG INA258VL			INA258UG/883B INA258UL/883B INA258UG INA258UL			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>GAIN</b> Range of Gain Gain Equation Error  Gain Tempco <sup>2/</sup>  DC Nonlinearity	$A_v$ $E_{AV}$  $\Delta A_v/\Delta T$  NL	$A_v = 1 + (40k/R_G) \frac{1}{}$ $A_v = 1, T_A = +25^{\circ}\text{C}$ $A_v = 10, T_A = +25^{\circ}\text{C}$ $A_v = 100, T_A = +25^{\circ}\text{C}$ $A_v = 1000, T_A = +25^{\circ}\text{C}$ $A_v = 1$ $A_v = 10$ $A_v = 100$ $A_v = 1000$ $A_v = 1, T_A = +25^{\circ}\text{C}$ $A_v = 10, T_A = +25^{\circ}\text{C}$ $A_v = 100, T_A = +25^{\circ}\text{C}$ $A_v = 1000, T_A = +25^{\circ}\text{C}$	1		1000 .05 .10 .10 .40							V/V % FS % FS % FS % FS ppm/ $^{\circ}\text{C}$ ppm/ $^{\circ}\text{C}$ ppm/ $^{\circ}\text{C}$ ppm/ $^{\circ}\text{C}$ % % % %
<b>RATED OUTPUT</b> Voltage Current Impedance	$V_{OP}$ $I_o$ $Z_o$	$R_L = 2k\Omega, T_A = +25^{\circ}\text{C}$	$\pm 10$ $\pm 5$			*	*	*	*	*		V mA $\Omega$
<b>INPUT OFFSET VOLTAGE</b> Initial <sup>3/</sup> vs Temperature  vs Supply	$V_{io}$ $V_{io}$ $\Delta V_{io}/\Delta T$  PSRR	$A_v = 1, T_A = +25^{\circ}\text{C}$ $A_v = 1000, T_A = +25^{\circ}\text{C}$ $A_v = 1, -55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ $A_v = 1000, -55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ $A_v = 1, -25^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ $A_v = 1000, -25^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ $A_v = 1, \Delta V_{CC} = \pm 5\text{VDC}, T_A = +25^{\circ}\text{C}$ $A_v = 1000, \Delta V_{CC} = \pm 5\text{VDC}, T_A = +25^{\circ}\text{C}$			$\pm 250$ $\pm 50$ 10 0.5		*	15 1.0		*		$\mu\text{V}$ $\mu\text{V}$ $\mu\text{V}/^{\circ}\text{C}$ $\mu\text{V}/^{\circ}\text{C}$ $\mu\text{V}/^{\circ}\text{C}$ $\mu\text{V}/^{\circ}\text{C}$ $\mu\text{V}/\text{V}$ $\mu\text{V}/\text{V}$
<b>INPUT BIAS CURRENT</b> Initial Tempco	$I_{ib}$ $\Delta I_{ib}/\Delta T$	$T_A = +25^{\circ}\text{C}$		$\pm 2$	$\pm 20$		*		*			nA nA/ $^{\circ}\text{C}$
<b>INPUT OFFSET CURRENT</b> Initial Tempco	$I_{io}$ $\Delta I_{io}/\Delta T$	$T_A = +25^{\circ}\text{C}$		$\pm 5$	$\pm 20$		*		*			nA nA/ $^{\circ}\text{C}$
<b>INPUT IMPEDANCE</b> Differential Common Mode	$Z_{ID}$ $Z_{ICM}$	$T_A = +25^{\circ}\text{C}$ $T_A = +25^{\circ}\text{C}$	$10^6 \parallel 3$ $10^6 \parallel 3$		*	*	*			$\Omega \parallel \text{pF}$ $\Omega \parallel \text{pF}$		
<b>INPUT VOLTAGE</b> Linear Response Range Common Mode Rejection	$V_{IN}$ CMR	DC-60Hz, $A_v = 1k\Omega$ Source Imbalance, $T_A = +25^{\circ}\text{C}$ DC-60Hz, $A_v = 10, 1k\Omega$ Source Imbalance $T_A = +25^{\circ}\text{C}$ DC-60Hz, $A_v = 100-1000,$ $1k\Omega$ Source Imbalance, $T_A = +25^{\circ}\text{C}$	$\pm 10$ 80			*	*	*	*	*		V dB dB dB
<b>INPUT NOISE</b> Input Voltage Noise  Input Current Noise	$E_{NPP}$ $E_N$  $I_{NPP}$ $I_N$	$f_b = 0.01$ to $10\text{Hz}, T_A = +25^{\circ}\text{C}$ $A_v = 1000, f_o = 10\text{Hz}, T_A = +25^{\circ}\text{C}$ $A_v = 1000, f_o = 100\text{Hz}, T_A = +25^{\circ}\text{C}$ $A_v = 1000, f_o = 1\text{kHz}, T_A = +25^{\circ}\text{C}$ $f_b = 0.01\text{Hz}$ to $10\text{Hz}, T_A = +25^{\circ}\text{C}$ $f_o = 10\text{Hz}, T_A = +25^{\circ}\text{C}$ $f_o = 100\text{Hz}, T_A = +25^{\circ}\text{C}$ $f_o = 1\text{kHz}, T_A = +25^{\circ}\text{C}$		.8 18 15 13 50 .8 .46 .35		*	*	*	*	*		$\mu\text{V}, \text{p-p}$ nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ pA, p-p pA/ $\sqrt{\text{Hz}}$ pA/ $\sqrt{\text{Hz}}$ pA/ $\sqrt{\text{Hz}}$
<b>DYNAMIC RESPONSE</b> Slew Rate Bandwidth  Settling Time	SR BW  BW $T_s$	$A_v = 1$ to $100, R_L = 2k\Omega, T_A = +25^{\circ}\text{C}$ 3dB small signal, $A_v = 1, T_A = +25^{\circ}\text{C}$ $A_v = 10, T_A = +25^{\circ}\text{C}$ $A_v = 100, T_A = +25^{\circ}\text{C}$ $A_v = 1000, T_A = +25^{\circ}\text{C}$ Full power $A_v = 1$ to $1000, T_A = +25^{\circ}\text{C}$ .01%, $A_v = 1, T_A = +25^{\circ}\text{C}$ $A_v = 100, T_A = +25^{\circ}\text{C}$ $A_v = 1000, T_A = +25^{\circ}\text{C}$	0.2	300 140 25 2.5 6.4 30 50 500		*	*	*	*	*		V/ $\mu\text{sec}$ kHz kHz kHz kHz kHz $\mu\text{sec}$ $\mu\text{sec}$ $\mu\text{sec}$

TABLE I. Electrical Performance Characteristics (cont).

CHARACTERISTICS	SYMBOL	CONDITIONS	INA258WG/883B INA258WL/883B INA258WG INA258WL			INA258VG/883B INA258VL/883B INA258VG INA258VL			INA258UG/883B INA258UL/883B INA258UG INA258UL			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>POWER SUPPLY</b>												
Rated Voltage	$\pm V_{CC}$	$T_A = +25^\circ\text{C}$	$\pm 5$	$\pm 15$	$\pm 20$	*	*	*	*	*	*	V
Quiescent Current	$I_Q$		$\pm 8$			*	*	*	*	*	*	mA
<b>FOURTH OP AMP</b>												
Input Offset Drift	$V_{io}$	$T_A = +25^\circ\text{C}$			5000			*	*	*	*	$\mu\text{V}$
Tempco	$\Delta V_{io}/\Delta T$	$-55 \leq T_A \leq +125^\circ\text{C}$		$\pm 5$				*	*	*	*	$\mu\text{V}/^\circ\text{C}$
Input Bias Current	$I_{IB}$	$T_A = +25^\circ\text{C}$			50			*	*	*	*	nA
Input Offset Current	$I_{IO}$	$T_A = +25^\circ\text{C}$			50			*	*	*	*	nA
Quiescent Current	$I_Q$	$T_A = +25^\circ\text{C}$		2	4			*	*	*	*	mA

\*Same as INA258W grade.

NOTES: 1/ Typically the tolerance of  $R_G$  will be the major source of gain error.

2/ Not including TCR of  $R_G$ .

3/ Adjustable to zero at any one gain.





FIGURE 4. Basic Circuit Connection for the INA258 Including Optional Input Offset Null Potentiometer.

3.4 Electrical tests. Electrical tests are shown in Table II. The subgroups of Table III which constitute the minimum electrical tests for screening, qualification, and quality conformance, are shown in Table II.

3.5 Marking. Marking is in accordance with MIL-M-38510. The following marking is placed on each microcircuit as a minimum.

- Part number (see paragraph 1.2)
- Inspection lot identification code<sup>1/</sup>
- Manufacturer's identification (  )
- Manufacturer's designating symbol (CEBS)
- Country of origin

3.6 Workmanship. These microcircuits are manufactured, processed, and tested in a workmanlike manner. Workmanship is in accordance with good engineering practices, workmanlike instructions, inspection and test procedures, and training, prepared in fulfillment of Burr-Brown's product assurance program.

<sup>1/</sup> A 4-digit code, indicating year and week of seal, and a 4- or 5-digit lot identifier are marked on each unit.



3.6.1 Rework provisions. Rework provisions for the /883B Hi-Rel product designation, including rebonding, are in accordance with MIL-M-38510.

3.7 Traceability. Traceability for the /883B product designation is in accordance with MIL-M-38510. Each microcircuit is traceable to the production lot and to the component vendor's component lot.

3.8 Product and process change. Burr-Brown will not implement any major change to the design, materials, construction, or manufacturing process which may affect the performance, quality or interchangeability of the microcircuit without full or partial requalification.

3.9 Screening. Screening for the /883B Hi-Rel product designation is in accordance with MIL-STD-883, method 5004, class B, except as modified in paragraph 4.3 herein.

Screening for the standard model includes QC4118 internal visual inspection, stabilization bake, fine leak, gross leak, burn-in (72 hours performed preseal), constant acceleration (condition E), temperature cycle (condition C), and external visual per MIL-STD-883, method 2009.

For the /883B Hi-Rel product designator, all microcircuits will have passed the screening requirements prior to qualification or quality conformance inspection.

3.10 Qualification. Qualification is not required. See paragraph 4.2 herein.

**TABLE II. Electrical Test Requirements.**  
(The individual tests within the subgroups appear in Table III).

MIL-STD-883 REQUIREMENTS (Class B)	INA258WG/883B INA258WG INA258WL/883B INA258WL	INA258VG/883B INA258VG INA258VL/883B INA258VL	INA258UG/883B INA258UG INA258UL/883B INA258UL
Interim electrical parameters (preburn-in) (method 5004)	1	1	1
Final electrical test parameters (method 5004)	1*, 2, 3, 4	1*, 2, 3, 4	1*, 2, 2U, 3, 3U, 4
Group A test requirements (method 5005)	1, 2, 3, 4	1, 2, 3, 4	1, 2, 2U, 3, 3U, 4
Group C end point electrical parameters (method 5005)	1	1	—

\*PDS applies to subgroup 1 (see 4.3 c)

1/Applies to /883B models only.

**TABLE III. Group A Inspection.**

SUBGROUP	SYMBOL	MIL-STD-883 METHOD or equivalent	CONDITIONS ( $\pm V_{CC} = 15VDC$ unless otherwise specified)	LIMITS						UNITS
				INA258WG/883B INA258WL/883B INA258WG INA258WL		INA258VG/883B INA258VL/883B INA258VG INA258VL		INA258UG/883B INA258UL/883B INA258UG INA258UL		
				MIN	MAX	MIN	MAX	MIN	MAX	
1 $T_A = 25^\circ C$	$V_{io}$	4001	$A_V = 1$ $A_V = 1000$		$\pm 250$ $\pm 50$		$\pm 250$ $\pm 50$		$\pm 250$ $\pm 50$	$\mu V$ $\mu V$
	$I_{io}$	4001	Each Supply $A_V = 1, \Delta V_{CC} = \pm 5VDC$ $A_V = 1000, \Delta V_{CC} = \pm 5VDC$ DC, $A_V = 1, 1k\Omega$ Source Imbalance DC, $A_V = 10, 1k\Omega$ Source Imbalance DC, $A_V = 100-1000, 1k\Omega$ Source Imbal.		$\pm 20$ $\pm 20$		$\pm 20$ $\pm 20$		$\pm 20$ $\pm 20$	nA nA
	$I_o$	4005			$\pm 8$ 20		$\pm 8$ 20		$\pm 8$ 20	mA $\mu V/V$
	PSRR	4003			1		1		1	$\mu V/V$
	CMR	4003			80 96		80 96		80 96	dB dB
	$V_{io} \downarrow$	4001			106 5000		106 5000		106 5000	dB $\mu V$
	$I_{io} \downarrow$	4001			50		50		50	nA
	$I_o \downarrow$	4001			50		50		50	nA
$I_o \uparrow$	4005			4		4		4	mA	
2 $T_A = 125^\circ C$	$V_{io}$	4001	$A_V = 1$ $A_V = 1000$		1250 100		1750 150		5250 450	$\mu V$ $\mu V$
	$\Delta V_{io}/\Delta T$	4001	$A_V = 1$ $[V_{io}(125^\circ C) - V_{io}(25^\circ C)] \div 100$ $A_V = 1000$ $[V_{io}(125^\circ C) - V_{io}(25^\circ C)] \div 100$		10 0.5		15 1.0		45 3.0	$\mu V/^\circ C$ $\mu V/^\circ C$
2U $T_A = 85^\circ C$	$V_{io}$	4001	$A_V = 1$ $A_V = 1000$						1575 150	$\mu V$ $\mu V$
	$\Delta V_{io}/\Delta T$	4001	$A_V = 1$ $[V_{io}(85^\circ C) - V_{io}(25^\circ C)] \div 60$ $A_V = 1000$ $[V_{io}(85^\circ C) - V_{io}(25^\circ C)] \div 60$						20 1.8	$\mu V/^\circ C$ $\mu V/^\circ C$

TABLE III. Group A Inspection (cont).

SUBGROUP	SYMBOL	MIL-STD-883 METHOD or equivalent	CONDITIONS ( $\pm V_{CC} = 15VDC$ unless otherwise specified)	LIMITS						UNITS
				INA258WG/883B INA258WL/883B INA258WG INA258WL		INA258VG/883B INA258VL/883B INA258VG INA258VL		INA258UG/883B INA258UL/883B INA258UG INA258UL		
				MIN	MAX	MIN	MAX	MIN	MAX	
3 $T_A = -55^\circ C$	$V_{io}$ $\Delta V_{io}/\Delta T$	4001 4001	$A_v = 1$ $A_v = 1000$ $A_v = 1$ $[V_{io}(25^\circ C) - V_{io}(-55^\circ C)] \div 80$ $A_v = 1000$ $[V_{io}(25^\circ C) - V_{io}(-55^\circ C)] \div 80$		1050 90 10 1.5		1450 150 15 1.0		5250 450 45 3.0	$\mu V$ $\mu V$ $\mu V/^\circ C$ $\mu V/^\circ C$
3U $T_A = -25^\circ C$	$V_{io}$ $\Delta V_{io}/\Delta T$	4001 4001	$A_v = 1$ $A_v = 1000$ $A_v = 1$ $[V_{io}(25^\circ C) - V_{io}(-25^\circ C)] \div 50$ $A_v = 1000$ $[V_{io}(25^\circ C) - V_{io}(-25^\circ C)] \div 5$						1380 135 20 1.8	$\mu V$ $\mu V$ $\mu V/^\circ C$ $\mu V/^\circ C$
4 $T_A = 25^\circ C$	$E_{AV}$  $V_{OP}$ SR NL $\frac{2}{\%}$	4004  Figure 4	Gain Equation Error $A_v = 1$ $A_v = 10$ $A_v = 100$ $A_v = 1000$  $R_L = 2k\Omega$ $R_L = 2k\Omega$ $A_v = 1$ $A_v = 10$ $A_v = 100$ $A_v = 1000$	$\pm 10$ 0.2	0.05 0.10 0.10 0.40	$\pm 10$ 0.2	0.05 0.10 0.10 0.40	$\pm 10$ 0.2	0.05 0.10 0.10 0.40 0.005 0.005 0.007 0.025	% FS % FS % FS % FS V V/ $\mu sec$ % % % %

NOTES: 1/ Fourth op amp.

2/  $E_1 = 0V$  and  $E_2$  is varied to enable nonlinearity error to be measured by sampling 21 points between  $-10V \leq E_{OUT} \leq +10V$  and determining worst case deviation from straight line connecting these end points at each gain setting.

3.11 Quality conformance inspection. Quality conformance inspection, for the /883B Hi-Rel product designation, is in accordance with MIL-M-38510, except as modified in paragraph 4.4 herein. The microcircuit inspection lot will have passed quality conformance inspection prior to microcircuit delivery.

4. PRODUCT ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures are in accordance with MIL-M-38510 and MIL-STD-883, method 5005, except as modified herein.

4.2 Qualification. Qualification is not required unless specifically required by contract or purchase order. When so required, qualification will be in accordance with the inspection routine of MIL-M-38510, 4.4.2.1. The inspections to be performed are those specified herein for groups A, B, C, and D inspections (see paragraphs 4.4.1, 4.4.2, 4.4.3, and 4.4.4). Burr-Brown has performed and successfully completed qualification inspection as described above. The most recent report is available from Burr-Brown.

4.3 Screening. Screening for the /883 Hi-Rel product designation is in accordance with MIL-STD-883, method 5004, class B, and is conducted on all devices. The following criteria apply:

- a. Interim and final test parameters are specified in Table II.
- b. Burn-in test (MIL-STD-883, method 1015) conditions:
  - (1) Test condition B
  - (2) Test circuit is Figure 5 herein
  - (3)  $T_A = +125^\circ C$  minimum
  - (4) Test duration is 160 hours minimum
- c. Percent defective allowable (PDA). The PDA, for /883B product designation only, is 5 percent and includes both both parametric and catastrophic failures. It is based on failures from group A, subgroup 1 test, after cool-down as final electrical test in accordance with MIL-STD-883, method 5004, and with no intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from

preburn-in screening failures may be excluded from the PDA. If interim electrical parameter tests are omitted, all screening failures shall be included in the PDA. The verified failures of group A, subgroup I, after burn-in are used to determine the percent defective for each manufacturing lot, and the lot is accepted or rejected based on the PDA.

d. External visual inspection need not include measurement of case and lead dimensions.




FIGURE 5. Test Circuit, Burn-In and Operating Life Test.

4.4 Quality conformance inspection. Groups A and B inspections of MIL-STD-883, method 5005, are performed on each inspection lot. Groups C and D inspections of MIL-STD-883, method 5005, are performed as required by MIL-STD-883.

A report of the most recent groups C and D inspections is available from Burr-Brown.

4.4.1 Group A inspection. Group A inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, and as specified in Table II herein.

4.4.2 Group B inspection. Group B inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, class B.

4.4.3 Group C inspection. Group C inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, class B, and as follows:

a. Operating life test (MIL-STD-883, method 1005) conditions:

- (1) Test condition B
- (2) Test circuit is Figure 5 herein
- (3)  $T_A = +125^\circ\text{C}$  minimum
- (4) Test duration is 1000 hours minimum

b. End point electrical parameters are specified in Table II herein.

4.4.4 Group D inspection. Group D inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005 and as follows:

a. End point electrical parameters are specified in Table II herein.

4.4.5 Inspection of packaging. Inspection of packaging shall be in accordance with MIL-M-38510.

4.5 Methods of examination and test. Methods of examination and test are specified in the appropriate tables. Electrical test circuits are as prescribed herein or in the referenced test methods of MIL-STD-883.

4.5.1 Voltage and current. All voltage values given, except the input offset voltage (or differential voltage) are referenced to the external zero reference level of the supply voltage. Currents given are conventional current and positive when flowing into the referenced terminal.

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

## 6. NOTES

6.1 Notes. The notes specified in MIL-M-38510 are applicable to this specification.

6.2 Intended use. Microcircuits conforming are intended for use in applications where the use of screened parts is required or desirable.

6.3 Order data. The contract or purchase order should specify the following:







- a. Complete part number (see paragraph 1.2).
- b. Requirement for certificate of compliance, if desired.


6.4 Microcircuit group assignment. These microcircuits are assigned to Technology Group D as defined in MIL-M-38510, Appendix E.

6.5 Electrostatic sensitivity. CAUTION—These microcircuits may be damaged by electrostatic discharge. Precautions should be observed at all times.

## 7. ELECTRICAL PERFORMANCE GRADES

(Typical at +25°C and  $\pm V_{CC} = 15VDC$  unless otherwise specified.)





## 8. APPLICATION INFORMATION

**8.1 Description.** The INA258 is a three-amplifier device which provides all the desirable characteristics of a premium performance instrumentation amplifier. In addition, it has features not normally found in integrated circuit instrumentation amplifiers. See simplified schematics in Figures 2 and 3.

The input section (A1 and A2) incorporates high performance, low drift amplifier circuitry. The amplifiers are connected in the noninverting configuration to provide the high input impedance ( $10^{10}\Omega$ ) desirable in the instrumentation amplifier function. The offset voltage and offset voltage versus temperature are low due to the monolithic design, and are improved even further by state-of-the-art laser-trimming techniques.

The output section (A3) is connected in a unity-gain difference amplifier configuration. A critical part of this stage is the matching of the four  $10k\Omega$  resistors which provide the difference function. These resistors must be initially well matched and the matching must be maintained over temperature and time in order to retain excellent common-mode rejection. (The 106dB minimum at 60Hz for gains greater than  $100V/V$  is a significant improvement compared to most other integrated circuit instrumentation amplifiers.)

All of the internal resistors are compatible thin-film nichrome formed with the integrated circuit. The critical resistors are laser-trimmed to provide the desired high gain accuracy and common-mode rejection. Nichrome ensures long-term stability of trimmed resistors and simultaneous achievement of excellent TCR and TCR tracking. This provides gain accuracy and common-mode rejection when the INA258 is operated over wide temperature ranges.

The fourth op-amp (A4) of the INA258 adds a great deal of versatility and convenience to the amplifier. Its use allows easy implementation of active low-pass filtering, output offsetting, and additional gain generation. The pin connections make the use of this stage optional and the specifications appear separately in the table of Electrical Specifications.

**8.2 Using the INA258.** Figure 4 shows the simplest configuration of the INA258. The gain is set by the external resistor,  $R_G$ , with a gain equation of  $G = 1 + (40K/R_G)$ . The reference and TCR of  $R_G$  contribute directly to the gain accuracy and drift.

For gains greater than unity, resistor  $R_G$  is connected externally. At high gains, where the value of  $R_G$  becomes small, additional resistance (i.e., relays, sockets) in the  $R_G$  circuit will contribute to a gain error. Care should be taken to minimize this effect.

8.3 Basic circuit connection. The basic circuit connection for the INA258 is shown in Figure 4. The output voltage is a function of the differential input voltage times the gain.

Figure 4 does not include additional internal op amp A4. Power supply bypassing with a 1μF tantalum capacitor or equivalent is always recommended.

In applications which do not use the fourth internal amplifier, insure the A4 +V<sub>CC</sub> is not connected to V<sub>CC</sub>, the A4 + input is connected to common and A4 sense is connected to A4 output.

8.4 Typical applications. Many applications of instrumentation amplifiers involve the amplification of low-level differential signals from bridges and transducers such as strain gauges, thermocouples, and RTD's. Some of the important parameters include common-mode rejection (differential cancellation of common-mode offset and noise), input impedance, offset voltage and drift, gain accuracy, linearity, and noise. The INA258 accomplishes all of these with high precision.

Figures 6, 7, and 8 show some typical applications circuits.

Figure 6 shows how the output stage may be used to provide additional gain. If gains greater than 1000V/V (10,000 up to 100,000 and greater) are desired, it is better to place some gain in the output amplifier rather than the input stage, due to the low values of R<sub>G</sub> required (R<sub>G</sub> < 40Ω for [1 + 40k/R<sub>G</sub>] > 1000). Note, however, that accuracy can degrade due to very high amplification of offset, drift, and noise errors.

Output offsetting ("zero suppression" or "zero elevation") may be more easily accomplished with the INA258 than with most other IC instrumentation amplifiers, as shown in Figure 7. The use of the extra internal op amp, A4, means that CMR of the instrument amp is not disturbed, and that a convenient value of variable resistor can be used.

Amplifier A4 also allows active low-pass filtering to be implemented conveniently with a single capacitor. Filtering can be used for noise reduction or band-limiting of the output signal as shown in Figure 8.





FIGURE 6. Additional Gain From Output Stage.




$R = \text{a convenient value } (<100k\Omega \text{ typically})$

$$E_{OUT} = [E_1 - E_2] (1 + [40k/R_0]) + 2V_{REF}$$

\*NOTE: A4 inverts, see Figure 6.

(a) INA258 "G".




$R = \text{a convenient value } (<100k\Omega \text{ typically})$

$$E_{OUT} = [E_1 - E_2] (1 + [40k/R_0]) + 2V_{REF}$$

\*NOTE: A4 inverts, see Figure 6.

(b) INA258 "L".

FIGURE 7. Output Offsetting.




$$f_p = (1/2\pi C_f \times 10^4) \text{ Hz}$$

$C_f$  in farads used with A4

$$E_{OUT} = [E_1 - E_2] (1 + [40k/R_0]) (1/(1 + 2\pi f \times 10^4 \times C_f))$$

\*NOTE: A4 inverts, see Figure 6.

(a) INA258 "G".



$$f_p = (1/2\pi C_f \times 10^4) \text{ Hz}$$

$C_f$  in farads used with A4

$$E_{OUT} = [E_1 - E_2] (1 + [40k/R_0]) (1/(1 + 2\pi f \times 10^4 \times C_f))$$

\*NOTE: A4 inverts, see Figure 6.

(b) INA258 "L".

FIGURE 8. Active Low-Pass Filtering.



# OPA105/883B SERIES

## MODEL NUMBERS:

OPA105VM/883B	OPA105WM/883B
OPA105VM	OPA105WM
OPA105UM/883B	
OPA105UM	

REVISION B  
MAY, 1986

## FET Input Military OPERATIONAL AMPLIFIER

### FEATURES

- LOW BIAS CURRENT, 1pA, max
- HIGH INPUT IMPEDANCE,  $10^{13}\Omega$
- ULTRA-LOW DRIFT,  $2\mu\text{V}/^\circ\text{C}$ , max
- LOW OFFSET VOLTAGE  $250\mu\text{V}$ , max
- LOW QUIESCENT CURRENT, 1.5mA, max
- HERMETICALLY SEALED TO-99 PACKAGE

### APPLICATIONS

- CURRENT-TO-VOLTAGE CONVERSION
- LONG TERM PRECISION INTEGRATION
- PRECISION VOLTAGE AMPLIFICATION FOR HIGH INPUT IMPEDANCE APPLICATIONS

### DESCRIPTION

The OPA105/MIL Series is a low bias current operational amplifier. Guaranteed low initial offset voltage ( $250\mu\text{V}$ , max) and associated drift versus temperature ( $2\mu\text{V}/^\circ\text{C}$ , max) is achieved by laser-adjusting the amplifier during manufacturing. This feature, and guaranteed low bias current (1pA, max), allow greater system accuracy with no external components.

Quiescent current (1.5mA, max) is unaffected by changes in ambient temperature or power supply voltage. Other characteristics of the OPA105/883B Series include internal compensation for unity-gain

stability and rapid thermal response for quick stabilization after turn-on or temperature changes.

The amplifier is free from latch-up and is protected for continuous output shorts to common. As an added protection feature, either of the trim pins can be accidentally shorted to a potential greater than the negative supply voltage without damage.

The standard pin configuration (741 type) of the OPA105/883B Series allows the user drop-in replacement capability. A pin 8 case connection permits the reduction of noise and leakage by employing guarding techniques.




# DETAILED SPECIFICATION MICROCIRCUITS, LINEAR OPERATIONAL AMPLIFIER HYBRID, SILICON

## 1. SCOPE

1.1 Scope. This specification covers the detail requirements for a FET input, low bias current, low drift, integrated circuit operational amplifier.

1.2 Part Number. The complete part number is as shown below.



1.2.1 Device type. The device is a single operational amplifier. Three electrical performance grades are provided. The W grade features  $\pm 2\mu V/^{\circ}C$  drift ( $-55^{\circ}C$  to  $+125^{\circ}C$ ). The V grade features  $\pm 5\mu V/^{\circ}C$  drift ( $-55^{\circ}C$  to  $+125^{\circ}C$ ). The U grade features excellent performance ( $\pm 15\mu V/^{\circ}C$ ) from  $-25^{\circ}C$  to  $+85^{\circ}C$  and guarantees performance from  $-55^{\circ}C$  to  $+125^{\circ}C$ . Electrical specifications are shown in Table I. Electrical tests are shown in Tables II and III.

1.2.2 Device class. The device class is similar to the class B product assurance level, as defined in MIL-M-38510. The Hi-Rel product designator portion of the part number distinguishes the product assurance levels as follows:

Hi-Rel product designator	Requirements
/883B	Standard model, plus 100% MIL-STD-883 class B screening, with 10% PDA, plus quality conformance inspection (QCI) consisting of Groups A and B on each inspection lot, plus Groups C and D performed as required by MIL-STD-883.
(none)	Standard model including 100% electrical testing.

1.2.3 Case outline. The case outline is A-1 (8-lead can, TO-99) as defined in MIL-M-38510, Appendix C. The case is metal and is conductive.

### 1.2.4 Absolute maximum ratings.

Supply voltage range	$\pm 20VDC$
Input voltage range	$\pm 20VDC$ <sup>1</sup>
Differential input voltage range	$\pm 40VDC$ <sup>1</sup>
Storage temperature range	$-65^{\circ}C$ to $+150^{\circ}C$
Output short-circuit duration	Unlimited <sup>2</sup>
Lead temperature (soldering, 60sec)	$300^{\circ}C$
Junction temperature	$T_J = 175^{\circ}C$

### 1.2.5 Recommended operating conditions.

Supply voltage range	$\pm 5VDC$ to $\pm 20VDC$
Ambient temperature range	$-55^{\circ}C$ to $+125^{\circ}C$

### 1.2.6 Power and thermal characteristics.

Package	Case outline	Maximum allowable power dissipation	Maximum $\theta$ J-A
8-lead can	Figure 1	$225mW$ at $T_A = 125^{\circ}C$	$220^{\circ}C/W$

<sup>1</sup> The absolute maximum input voltage is equal to the supply voltage.

<sup>2</sup> Short circuit may be to ground only. Rating applies to  $+135^{\circ}C$  case temperature or  $+50^{\circ}C$  ambient temperature at  $\pm 15VDC$  supply voltage.

## 2. APPLICABLE DOCUMENTS

2.1 The following documents form a part of this specification to the extent specified herein.

### SPECIFICATION

#### MILITARY

MIL-M-38510 - Microcircuits, general specification for.

### STANDARD

#### MILITARY

MIL-STD-883 - Test methods and procedures for microcircuits.


## 3. REQUIREMENTS

3.1 General. Burr-Brown uses production and test facilities and a quality and reliability assurance program adequate to assure successful compliance with this specification.

3.1.1 Detail specifications. The individual item requirements are specified herein. In the event of conflicting requirements the order of precedence will be the purchase order, this specification, and then the reference documents.

3.2 Design, construction, and physical dimensions.

3.2.1 Package, metals, and other materials. The package is in accordance with paragraph 3.5.1 of MIL-M-38510. The exterior metal surfaces are corrosion resistant. The other materials are nonnutrient to fungus as specified in MIL-M-38510. See Figure 1 for the case outline.



Note:

Leads in true position within 0.010"

0.25mm R at MMC at seating plane.

Pin numbers shown for reference only.

Numbers may not be marked on package.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.165	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	-	12.7	-
L	.110	.160	2.79	4.06
M	45° BASIC		45° BASIC	
N	.095	.105	2.41	2.67

FIGURE 1. Case Outline (TO-99) Package Configuration.

3.2.2 Design documentation. The design documentation is in accordance with MIL-M-38510.

3.2.3 Internal conductors and internal lead wires. The internal conductors and internal lead wires are in accordance with MIL-M-38510.

3.2.4 Lead material and finish. The lead material is kovar type (type A). The lead finish is gold plate with nickel underplating. The lead material and finish is in accordance with MIL-M-38510 and is solderable per MIL-STD-883, method 2003.

3.2.5 Die thickness. The die thickness is in accordance with MIL-M-38510.

3.2.6 Physical dimensions. The physical dimensions are in accordance with paragraph 1.2.3 herein.

3.2.7 Circuit diagram and terminal connections. The circuit diagram and terminal connections are shown in Figure 2.

3.2.8 Glassivation. All dice are glassivated.

3.2.9 Schematic Circuit. A simplified schematic circuit is shown in Figure 3.





FIGURE 2. Circuit Diagram and Terminal Connections.



3.3 Electrical Performance Characteristics. The electrical performance characteristics are as specified in Table I and apply over the full operating ambient temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  unless otherwise specified.

3.3.1 Additional Electrical Performance Characteristics. Electrical performance curves are shown in paragraph 7.

3.3.2 Offset null. The amplifier is capable of being nulled to zero offset voltage using the circuit in Figure 4. If nulling is unnecessary for the application, delete the three components and make no connections.





FIGURE 4. Offset Null Circuit.

3.3.3 Frequency compensation. No frequency compensation is required. The amplifier is free of oscillation when operated at any gain and when operated in any test condition specified herein.

3.4 Electrical tests. Electrical tests are shown in Table II. The subgroups of Table III which constitute the minimum electrical tests for screening, qualification, and quality conformance, are shown in Table II.

3.5 Marking. Marking is in accordance with MIL-M-38510. The following marking is placed on each microcircuit as a minimum.

- a. Part number (see paragraph 1.2)
- b. Inspection lot identification code  $\perp$
- c. Manufacturer's identification (  )
- d. Manufacturer's designating symbol (CEBS)
- e. Country of origin

3.6 Workmanship. These microcircuits are manufactured, processed, and tested in a careful and workmanlike manner. Workmanship is in accordance with good engineering practices, workmanship instructions, inspection and test procedures, and training, prepared in fulfillment of Burr-Brown's product assurance program.

3.6.1 Rework provisions. Rework provisions, including rebonding for the /883B Hi-Rel product designation, are in accordance with MIL-M-38510.

3.7 Traceability. Traceability for /883B Hi-Rel product designation is in accordance with MIL-M-38510. Each microcircuit is traceable to the production lot and to the component vendor's component lot. Reworked or repaired microcircuits maintain traceability.

3.8 Product and process change. Burr-Brown will not implement any major change to the design, materials, construction, configuration, or manufacturing process which may affect the performance, quality or interchangeability of the microcircuit without full or partial requalification.

1/ A 4-digit date code, indicating year and week of seal and a 4- or 5-digit lot identifier are marked on each unit.

TABLE I. Electrical Performance Characteristics.

All characteristics at  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ,  $\pm V_{CC} = 15\text{VDC}$ , unless otherwise specified.

CHARACTERISTIC	SYM-BOL	CONDITIONS	OPA105WM/883B OPA105WM			OPA105VM/883B OPA105VM			OPA105UM/883B OPA105UM			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>GAIN</b>												
Open-Loop Voltage Gain	Avs	$R_L = 2\text{k}\Omega$ $V_O = \pm 10\text{V}$ , $F = 0\text{Hz}$	$T_A = +25^{\circ}\text{C}$ $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	106 95	112 102		*	*	*	*		dB dB
<b>RATED OUTPUT</b>												
Voltage	$V_O$	$R_L = 1\text{k}\Omega$		$\pm 10$			*	*	*	*		V
Current	$I_O$		$T_A = +25^{\circ}\text{C}$	$\pm 10$			*	*	*	*		mA
Impedance	$Z_O$		$T_A = +25^{\circ}\text{C}$		3		*	*	*	*		k $\Omega$
Load Capacitance	$C_L$		$T_A = +25^{\circ}\text{C}$	500	1000		*	*	*	*		pF
Short Circuit Current	$I_{OS}$	To Ground		10	25		*	*	*	*		mA
<b>DYNAMIC RESPONSE</b>												
Bandwidth	BW	Unity Gain-Small Signal	$T_A = +25^{\circ}\text{C}$		1		*	*	*	*		MHz
Bandwidth	BW	Full Power	$T_A = +25^{\circ}\text{C}$	14	20		*	*	*	*		kHz
Slew Rate	SR	$R_L = 2\text{k}\Omega$	$T_A = +25^{\circ}\text{C}$	0.9	1.3		*	*	*	*		V/ $\mu\text{sec}$
Settling Time 0.1%	$T_S$		$T_A = +25^{\circ}\text{C}$		9		*	*	*	*		$\mu\text{sec}$
Settling Time 0.01%	$T_S$		$T_A = +25^{\circ}\text{C}$		20		*	*	*	*		$\mu\text{sec}$
Overload Recovery 1/	$T_r$		$T_A = +25^{\circ}\text{C}$		4	15	*	*	*	*		$\mu\text{sec}$
<b>INPUT OFFSET VOLTAGE</b>												
Initial Offset	$V_{IO}$		$T_A = +25^{\circ}\text{C}$						*	*		$\mu\text{V}$
Temperature Sensitivity	$DV_{IO}$	$V_{IO}(T_A) - V_{IO}(+25^{\circ}\text{C})$ $\frac{\Delta T}{-55 \leq T_A \leq +125^{\circ}\text{C}}$ $-25 \leq T_A \leq +85^{\circ}\text{C}$				$\pm 2$		$\pm 5$			$\pm 25$ $\pm 15$	$\mu\text{V}/^{\circ}\text{C}$ $\mu\text{V}/^{\circ}\text{C}$
vs Power Supply	PSRR	$V_{CC} = \pm 5$ , $V_{CC} = \pm 20\text{VDC}$				$\pm 74$		*			*	dB
<b>INPUT BIAS CURRENT</b>												
Initial Bias 2/ vs Supply Voltage	$I_{IB}$		$T_A = +25^{\circ}\text{C}$ $T_A = +25^{\circ}\text{C}$		0.005	1		*	*	*	*	pA pA/V
<b>INPUT OFFSET CURRENT</b>												
Initial Offset	$I_{IO}$		$T_A = +25^{\circ}\text{C}$		$\pm 0.2$		*	*	*	*		pA
<b>INPUT IMPEDANCE</b>												
Differential	$Z_{ID}$		$T_A = +25^{\circ}\text{C}$		$10^{13} \parallel$ 1.6		*	*	*	*		$\Omega \parallel$ pF
Common-Mode	$Z_{ICM}$		$T_A = +25^{\circ}\text{C}$		$10^{15} \parallel$ 1.8		*	*	*	*		$\Omega \parallel$ pF
<b>INPUT NOISE</b>												
Voltage	$e_n$	$f_o = 10\text{Hz}$ $f_o = 100\text{Hz}$ $f_o = 1\text{kHz}$ $f_o = 10\text{kHz}$	$T_A = +25^{\circ}\text{C}$ $T_A = +25^{\circ}\text{C}$ $T_A = +25^{\circ}\text{C}$ $T_A = +25^{\circ}\text{C}$		55 35 30 25		*	*	*	*		nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$
Current	$i_n$	$f_b = 0.1\text{Hz to } 10\text{Hz}$ $f_b = 0.1\text{Hz to } 10\text{Hz}$ $f_b = 10\text{Hz to } 10\text{kHz}$ $f_b = 1\text{kHz}$	$T_A = +25^{\circ}\text{C}$ $T_A = +25^{\circ}\text{C}$ $T_A = +25^{\circ}\text{C}$ $T_A = +25^{\circ}\text{C}$		3 0.01 0.03 0.6		*	*	*	*		$\mu\text{V}$ , p-p pA, p-p pA, rms fA/ $\sqrt{\text{Hz}}$
<b>INPUT VOLTAGE RANGE</b>												
Differential	$V_{DI}$		$T_A = +25^{\circ}\text{C}$	$\pm 20$			*	*	*	*		V
Common-Mode			$T_A = +25^{\circ}\text{C}$	$\pm 10$	$\pm 12$		*	*	*	*		V
Common-Mode Rejection	CMRR	$V_{IN} = \pm 10\text{V}$	$T_A = +25^{\circ}\text{C}$	76	86		*	*	*	*		dB
<b>POWER SUPPLY</b>												
Rated Voltage	$V_{DI}$			$\pm 5$	$\pm 15$		*	*	*	*		VDC
Voltage Range						$\pm 20$	*	*	*	*		VDC
Quiescent Current	$I_Q$				1.0	1.5	*	*	*	*		mA
<b>TEMPERATURE RANGE (ambient)</b>												
Operating				-55		+125	*	*	*	*		$^{\circ}\text{C}$
Storage				-65		+150	*	*	*	*		$^{\circ}\text{C}$

\*Same as OPA105W grade

NOTES:

1/ Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive signal.

2/ Bias current is tested and guaranteed at  $T_A = +25^{\circ}\text{C}$ . For higher temperature the bias current doubles every  $+10^{\circ}\text{C}$ .

3.9 Screening. Screening for /883B Hi-Rel product designation, is in accordance with MIL-STD-883, method 5008, class B, except as modified in paragraph 4.3 herein.

Screening for the standard model includes Burr-Brown QC4118 internal visual inspection and stabilization bake, fine leak, gross leak, burn-in (72 hours performed pre seal), temperature cycle, constant acceleration (condition B), and external visual inspection per MIL-STD-883, method 2009.

For the /883B Hi-Rel product designation, all microcircuits will have passed the screening requirements prior to qualification or quality conformance inspection.

3.10 Qualification. Qualification is not required. See paragraph 4.2 herein.

3.11 Quality conformance inspection. Quality conformance inspection for the /883B Hi-Rel product designation, is in accordance with MIL-M-38510, except as modified in paragraph 4.4 herein. The microcircuit inspection lot will have passed quality conformance inspection prior to microcircuit delivery.

TABLE II. Electrical Test Requirements.

(The individual tests within the subgroups appear in Table III)

MIL-STD-883B REQUIREMENTS (hybrid class)	MODELS	OPA105WM/883B	OPA105VM/883B	OPA105UM/883B
		OPA105WM	OPA105VM	OPA105UM
Interim electrical parameters (pre burn-in) (method 5008)		1, 4	1, 4	1, 4
Final electrical test parameters (method 5008)		1*, 2, 3, 4	1*, 2, 3, 4	1*, 2, 2U, 3, 3U, 4
Group A test requirements (method 5008)	2/	1, 2, 3, 4,	1, 2, 3, 4	1, 2, 2U, 3, 3U, 4
Group C end point electrical parameters (method 5008)	2/	1	1	1
Additional electrical subgroups for Group C inspections	2/	5, 6	5, 6	---

\*PDA applies to subgroups 1, 4 see 4.3d

1/ LTPD for these additional tests is 15%.

2/ Applies for /883B models only.

TABLE III. Group A Inspection.

SUBGROUP	SYMBOL	MIL-STD-883 METHOD OR EQUIVALENT	CONDITIONS $\pm V_{CC} = 15VDC$ unless otherwise specified	LIMITS						UNITS
				OPA105WM/883B OPA105WM		OPA105VM/883B OPA105VM		OPA105UM/883B OPA105UM		
				MIN	MAX	MIN	MAX	MIN	MAX	
1 $T_A = +25^\circ C$	$V_{IO}$ $I_{IB}$ $V_O$ $I_O$ CMRR PSRR	4001 4001 4003	$R_L = 2k\Omega$  $V_{CM} \pm 10V$ $V_{CC} = \pm 5V, V_{CC} = \pm 20V$	$\pm 10$  76 74	$\pm 250$ $\pm 1$ 1.5	$\pm 10$  76 74	$\pm 250$ $\pm 1$ 1.5	$\pm 10$  76 74	250 $\pm 1$ 1.5	$\mu V$ pA V mA dB dB
2 $T_A = +125^\circ C$	$DV_{IO}$	4001	$\frac{V_{IO} (+125) - V_{IO} (+25)}{100}$		2		5			$\mu V/^\circ C$
2U $T_A = +85^\circ C$	$DV_{IO}$	4001	$\frac{V_{IO} (+85) - V_{IO} (+25)}{60^\circ C}$						15	$\mu V/^\circ C$
3 $T_A = -55^\circ C$	$DV_{IO}$	4001	$\frac{V_{IO} (+25) - V_{IO} (-55)}{80}$		2		5			$\mu V/^\circ C$
3U $T_A = -25^\circ C$	$DV_{IO}$	4001	$\frac{V_{IO} (+25) - V_{IO} (-25)}{50}$						15	$\mu V/^\circ C$
4 $T_A = +25^\circ C$	$A_{VS}$ SR	4004 4002	$f = 0Hz, R_L = 2k\Omega$ $R_L = 2k\Omega, V_O = \pm 10V$	106 0.9		106 0.9		106 0.9		dB V/ $\mu sec$
5 $T_A = +125^\circ C$	$A_{VS}$	4004	$f = 0Hz, R_L = 2k\Omega$	95		95				dB
6 $T_A = -55^\circ C$	$A_{VS}$	4004	$f = 0Hz, R_L = 2k\Omega$	95		95				dB

#### 4. PRODUCT ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures are in accordance with MIL-M-38510 and MIL-STD-883, method 5008, except as modified herein.

4.2 Qualification. Qualification is not required unless specifically required by contract or purchase order.

When so required, qualification will be in accordance with the inspection routine of MIL-M-38510, paragraph 4.4.2.1. The inspections to be performed are those specified herein for groups A, B, C and D inspections (see paragraphs 4.4.1, 4.4.2, 4.4.3, and 4.4.4).

Burr-Brown has performed and successfully completed qualification inspection as described above. The most recent report is available from Burr-Brown.

4.3 Screening. Screening, the /883B Hi-Rel product designation, is in accordance with MIL-STD-883B, method 5008, class B, and is conducted on all devices. The following additional criteria apply:

- a. Constant acceleration test (MIL-STD-883, method 2001) is test condition B,  $Y_1$  axis only.
- b. Interim and final test parameters are specified in Table II. The interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
- c. Burn-in test (MIL-STD-883, method 1015) conditions:
  - (1) Test condition B
  - (2) Test circuit is Figure 5 herein
  - (3)  $T_A = +125^\circ\text{C}$  minimum
  - (4) Test duration is 160 hours minimum
- d. Percent defective allowable (PDA). The PDA, for /883B Hi-Rel product designation only, is 10 percent and includes both parametric and catastrophic failures. It is based on failures from group A, subgroup 1 test, after cool-down as final electrical test in accordance with MIL-STD-883, method 5008, and with no intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from preburn-in screening failures may be excluded from the PDA. If interim electrical parameter tests prior to burn-in are omitted, all screening failures shall be included in the PDA. The verified failures of group A, subgroup 1, after burn-in in that lot are used to determine the percent defective for that lot, and the lot is accepted or rejected based on the PDA.
- e. External visual inspection need not include measurement of case and lead dimensions.




FIGURE 5. Test Circuit. Burn-in and Operating Life Test.

4.4 Quality conformance inspection. Groups A and B inspections of MIL-STD-883, method 5005, are performed on each inspection lot. Groups C and D inspections of MIL-STD-883, are performed as required by MIL-STD-883.

A report of the most recent groups C and D inspections is available from Burr-Brown.

4.4.1 Group A inspection. Group A inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, and as specified in Table II herein.

4.4.2 Group B inspection. Group B inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, class B.

4.4.3 Group C inspection. Group C inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, class B, and as follows:

a. Operating life test (MIL-STD-883, method 1005) conditions:

- (1) Test condition D
- (2) Test circuit is Figure 5 herein
- (3)  $T_A = +125^\circ\text{C}$  minimum
- (4) Test duration is 1000 hours minimum

b. End point electrical parameters are specified in Table II herein.

c. Additional electrical subgroups are specified in Table II herein.

4.4.4 Group D inspection. Group D inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008.

4.5 Methods of examination and test. Methods of examination and test are specified in the appropriate tables. Electrical test circuits are as prescribed herein or in the referenced test methods of MIL-STD-883.

4.5.1 Voltage and current. All voltage values given, except the input offset voltage (or differential voltage) are referenced to the external zero reference level of the supply voltage. Currents given are conventional current and positive when flowing into the referenced terminal.

4.6 Inspection of preparation for delivery. Inspection of preparation for delivery is in accordance with MIL-M-38510, except that the rough handling test does not apply.

5. PREPARATION FOR DELIVERY

5.1 Preservation-packaging and packing. Microcircuits are prepared for delivery in accordance with MIL-M-38510.

6. NOTES

6.1 Notes. The notes specified in MIL-M-38510 are applicable to this specification.

6.2 Intended use. Microcircuits conforming to this specification are intended for use in applications where the use of screened parts is desirable.

6.3 Ordering data. The contract or order should specify the following:


- a. Complete part number (see paragraph 1.2)
- b. Requirement for certificate of compliance, if desired.

6.4 Microcircuit group assignment. These microcircuits are assigned to Technology Group I as defined in MIL-M-38510, Appendix E.

6.5 Electrostatic sensitivity. These microcircuits may be damaged by electrostatic discharge. Electrostatic sensitive precautions should be observed at all times.

7. ELECTRICAL PERFORMANCE CURVES.

(Typical at  $T_A = +25^\circ\text{C}$  and  $\pm V_{CC} = 15\text{VDC}$  unless otherwise specified).





## 8. APPLICATION INFORMATION

**8.1 Offset voltage adjustment.** Although the OPA105/883B Series has a low initial offset voltage (250 $\mu$ V), some applications may require external nulling of this small offset. Figure 4 shows the recommended circuit for adjustment of the offset voltage. External offset voltage adjustment changes the laser adjusted offset voltage temperature drift slightly. The drift will change approximately 0.3 $\mu$ V/ $^{\circ}$ C for every 100 $\mu$ V of offset adjustment.

**8.2 Guarding and shielding.** The ultra-low bias current and high input impedance of the OPA105/883B Series are well-suited to a number of stringent applications, however, careless signal wiring of printed circuit board layout can degrade circuit performance several orders of magnitude below the capability of the OPA105/883B Series.

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the amplifier's bias current of the OPA105/883B Series. To avoid leakage problems, it is recommended that the signal input lead of the OPA105/883B Series be wired to a Teflon standoff. If the OPA105/883B Series is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the two amplifier input leads and should be connected to a low input impedance point which is at the signal input potential.

The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup. Figure 6 illustrates the use of the guard. The resistor  $R_3$  shown in Figure 6 is optional. It may be used to compensate effects of very large source resistances. However, note that its use would also increase the noise due to the thermal noise of  $R_3$ .

**8.3 Thermal response time.** Thermal response time is an important parameter in low drift operational amplifiers like the OPA105. MIL Series. A low drift specification would be of little value if the amplifier took a long time to stabilize after turn-on or ambient temperature change. The TO-99 package and careful circuit design provide the necessary quick thermal response. Typical warm-up drift of the OPA105/883B Series is 20 seconds.




FIGURE 6. Connection of Input Guard.



# OPA106/883B SERIES

## MODEL NUMBERS:

OPA106WM/883B

OPA106VM/883B

OPA106WM

OPA106VM

OPA106UM/883B

OPA106UM

REVISION B

MAY, 1986

## FET Input Military OPERATIONAL AMPLIFIER

### FEATURES

- LOW BIAS CURRENT, 100fA, max
- HIGH INPUT IMPEDANCE,  $10^{13}\Omega$
- LOW DRIFT,  $5\mu\text{V}/^\circ\text{C}$ , max
- LOW OFFSET VOLTAGE  $250\mu\text{V}$ , max
- LOW QUIESCENT CURRENT, 1.5mA, max
- HERMETICALLY SEALED TO-99 PACKAGE

### APPLICATIONS

- CURRENT-TO-VOLTAGE CONVERSION
- LONG TERM PRECISION INTEGRATION
- PRECISION VOLTAGE AMPLIFICATION FOR HIGH INPUT IMPEDANCE APPLICATIONS

### DESCRIPTION

The OPA106/883B Series is a low bias current (100fA, max) operational amplifier. Guaranteed low initial offset voltage ( $250\mu\text{V}$ , max) and associated drift versus temperature ( $5\mu\text{V}/^\circ\text{C}$ , max) is achieved by laser-adjusting the amplifier during manufacturing. This feature, and guaranteed low bias current allow greater system accuracy with no external components.

Quiescent current (1.5mA, max) is unaffected by changes in ambient temperature or power supply voltage. Other characteristic of the OPA106/883B Series include internal compensation for unity-gain

stability and rapid thermal response for quick stabilization after turn-on or temperature changes.

The amplifier is free from latch-up and is protected for continuous output shorts to common. As an added protection feature, either of the trim pins can be accidentally shorted to a potential greater than the negative supply voltage without damage.


The standard pin configuration (741 type) of the OPA106/883B Series allows the user drop-in replacement capability. A pin 8 case connection permits the reduction of noise and leakage by employing guarding techniques.

# DETAILED SPECIFICATION MICROCIRCUITS, LINEAR OPERATIONAL AMPLIFIER HYBRID, SILICON

## 1. SCOPE

1.1 Scope. This specification covers the detail requirements for a FET input, low bias current, low drift, integrated circuit operational amplifier.

1.2 Part Number. The complete part number is as shown below.



1.2.1 Device type. The device is a single operational amplifier. Three electrical performance grades are provided. The W grade features  $\pm 5\mu\text{V}/^\circ\text{C}$  drift ( $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ ). The V grade features  $\pm 10\mu\text{V}/^\circ\text{C}$  drift ( $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ ). The U grade features  $\pm 20\mu\text{V}/^\circ\text{C}$  drift from  $-25^\circ\text{C}$  to  $+85^\circ\text{C}$  and guarantees performance from  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ .

Electrical specifications are shown in Table I. Electrical tests are shown in Tables II and III.

1.2.2 Device class. The device class is similar to the class B product assurance level, as defined in MIL-M-38510. The Hi-Rel product designator portion of the part number distinguishes the product assurance levels as follows:

<u>Hi-Rel product designator</u>	<u>Requirements</u>
/883B	Standard model, plus 100% MIL-STD-883 class B screening, with 10% PDA, plus quality conformance inspection (QCI) consisting of Groups A and B on each inspection lot, plus Groups C and D performed as required by MIL-STD-883.
(none)	Standard model including 100% electrical testing.

1.2.3 Case outline. The case outline is A-1 (8-lead can, TO-99) as defined in MIL-M-38510. Appendix C. The case is metal and is conductive.

### 1.2.4 Absolute maximum ratings.

Supply voltage range	$\pm 20\text{VDC}$
Input voltage range	$\pm 20\text{VDC}$ <sub>1</sub>
Differential input voltage range	$\pm 40\text{VDC}$ <sub>1</sub>
Storage temperature range	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
Output short-circuit duration	Unlimited <sub>2</sub>
Lead temperature (soldering, 60sec)	$300^\circ\text{C}$
Junction temperature	$T_J = +175^\circ\text{C}$

### 1.2.5 Recommended operating conditions.

Supply voltage range	$\pm 5\text{VDC}$ to $\pm 20\text{VDC}$
Ambient temperature range	$-55^\circ\text{C}$ to $+125^\circ\text{C}$

### 1.2.6 Power and thermal characteristics.

<u>Package</u>	<u>Case outline</u>	<u>Maximum allowable power dissipation</u>	<u>Maximum <math>\theta_{J-C}</math></u>
8-lead can	Figure 1	$225\text{mW}$ at $T_A = +125^\circ\text{C}$	$220^\circ\text{C}/\text{W}$

<sub>1</sub> The absolute maximum input voltage is equal to the supply voltage.

<sub>2</sub> Short circuit may be to ground only. Rating applies to  $+135^\circ\text{C}$  case temperature or  $+50^\circ\text{C}$  ambient temperature at  $\pm 15\text{VDC}$  supply voltage.

## 2. APPLICABLE DOCUMENTS

2.1 The following documents form a part of this specification to the extent specified herein.

### SPECIFICATION

#### MILITARY

MIL-M-38510 - Microcircuits, general specification for.

### STANDARD

#### MILITARY

MIL-STD-883 - Test methods and procedures for microcircuits.


## 3. REQUIREMENTS

3.1 **General.** Burr-Brown uses production and test facilities and a quality and reliability assurance program adequate to assure successful compliance with this specification.

3.1.1 **Detail specifications.** The individual item requirements are specified herein. In the event of conflicting requirements the order of precedence will be the purchase order, this specification, and then the reference documents.

3.2 **Design, construction, and physical dimensions.**

3.2.1 **Package, metals, and other materials.** The package is in accordance with paragraph 3.5.1 of MIL-M-38510. The exterior metal surfaces are corrosion resistant. The other materials are nonnutrient to fungus as specified in MIL-M-38510. See Figure 1 for the case outline.



**Note:**

Leads in true position within 0.010"

±0.25mm R at MMC at seating plane.

Pin numbers shown for reference only.

Numbers may not be marked on package.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.165	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	-	12.7	-
L	.110	.160	2.79	4.06
M	45° BASIC		45° BASIC	
N	.095	.105	2.41	2.67

FIGURE 1. Case Outline (TO-99) Package Configuration.

3.2.2 **Design documentation.** The design documentation is in accordance with MIL-M-38510.

3.2.3 **Internal conductors and internal lead wires.** The internal conductors and internal lead wires are in accordance with MIL-M-38510.

3.2.4 **Lead material and finish.** The lead material is kovar type (type A). The lead finish is gold plate with nickel underplating. The lead material and finish is in accordance with MIL-M-38510 and is solderable per MIL-STD-883, method 2003.

3.2.5 **Die thickness.** The die thickness is in accordance with MIL-M-38510.

3.2.6 **Physical dimensions.** The physical dimensions are in accordance with paragraph 1.2.3 herein.

3.2.7 **Circuit diagram and terminal connections.** The circuit diagram and terminal connections are shown in Figure 2.

3.2.8 **Glassivation.** All dice utilized are glassivated.

3.2.9 **Schematic Circuit.** The schematic circuit is shown in Figure 3.




FIGURE 2. Circuit Diagram and Terminal Connections.




FIGURE 3. Simplified Schematic Circuit.

3.3 Electrical performance characteristics. The electrical performance characteristics are as specified in Table 1 and apply over the full operating ambient temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  unless otherwise specified.

3.3.1 Additional electrical performance characteristics. Electrical performance curves are shown in paragraph 7.

3.3.2 Offset null. The amplifier is capable of being nulled to zero offset voltage using the circuit in Figure 4. If nulling is unnecessary for the application, delete the potentiometer and make no connections.





FIGURE 4. Offset Null Circuit.

3.3.3 **Frequency compensation.** No frequency compensation is required. The amplifier is free of oscillation when operated at any gain and when operated in any test condition specified herein.

3.4 **Electrical tests.** Electrical tests are shown in Table II. The subgroups of Table III which constitute the minimum electrical tests for screening, qualification, and quality conformance, are shown in Table II.

3.5 **Marking.** Marking is in accordance with MIL-M-38510. The following marking is placed on each microcircuit as a minimum.

- a. Part number (see paragraph 1.2)
- b. Inspection lot identification code <sup>1/</sup>
- d. Manufacturer's identification (  )
- e. Manufacturer's designating symbol (CEBS)
- f. Country of origin

3.6 **Workmanship.** These microcircuits are manufactured, processed, and tested in a careful and workmanlike manner. Workmanship is in accordance with good engineering practices, workmanship instructions, inspection and test procedures, and training, prepared in fulfillment of Burr-Brown's product assurance program.

3.6.1 **Rework provisions.** Rework provisions, including rebonding for the /883B Hi-Rel product designation, are in accordance with MIL-M-38510.

3.7 **Traceability.** Traceability for /883B product designation is in accordance with MIL-M-38510. Each microcircuit is traceable to the production lot and to the component vendor's component lot. Reworked or repaired microcircuits maintain traceability.

3.8 **Product and process change.** Burr-Brown will not implement any major change to the design, materials, construction, configuration, or manufacturing process which may affect the performance, quality or interchangeability of the microcircuit without full or partial requalification.

<sup>1/</sup> A 4-digit date code, indicating year and week of seal and a 4- or 5-digit lot identifier are marked on each unit.

TABLE I. Electrical Performance Characteristics.

All characteristics at  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ,  $\pm V_{CC} = 15\text{VDC}$ , unless otherwise specified.

CHARACTERISTIC	SYM BOL	CONDITIONS	OPA106WM/883B			OPA106VM/883B			OPA106UM/883B			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>GAIN</b>												
Open-Loop Voltage Gain	A <sub>vs</sub>	R <sub>L</sub> = 2kΩ V <sub>O</sub> = ±10V, F = 0Hz	T <sub>A</sub> = +25°C		103	109	*	*	*	*		dB
			-55°C ≤ T <sub>A</sub> ≤ +125°C		93	101						
<b>RATED OUTPUT</b>												
Voltage	V <sub>O</sub>	R <sub>L</sub> = 1kΩ	T <sub>A</sub> = +25°C		±10		*	*	*	*		V
Current	I <sub>O</sub>		T <sub>A</sub> = +25°C		±10		*	*	*	*		mA
Impedance	Z <sub>O</sub>	To Ground	T <sub>A</sub> = +25°C			3	*	*	*	*		kΩ
Load Capacitance	C <sub>L</sub>		T <sub>A</sub> = +25°C		500	1000	*	*	*	*		pF
Short Circuit Current	I <sub>OS</sub>				10	25	*	*	*	*		mA
<b>DYNAMIC RESPONSE</b>												
Bandwidth	BW	Unity Gain-Small, Signal	T <sub>A</sub> = +25°C			1	*	*	*	*		MHz
Bandwidth	BW	Full Power	T <sub>A</sub> = +25°C		19	28	*	*	*	*		kHz
Slew Rate	SR	R <sub>L</sub> = 2kΩ,	T <sub>A</sub> = +25°C		1.2	1.8	*	*	*	*		V/μsec
Settling Time (0.1%)	T <sub>S</sub>		T <sub>A</sub> = +25°C			6	*	*	*	*		μsec
Settling Time (0.01%)	T <sub>S</sub>		T <sub>A</sub> = +25°C			18	*	*	*	*		μsec
Overload Recovery	T <sub>OR</sub>		T <sub>A</sub> = +25°C			4	*	*	*	*		μsec
<b>INPUT OFFSET VOLTAGE</b>												
Initial Offset	V <sub>IO</sub>	T <sub>A</sub> = +25°C				±250	*	*	*	*		μV
	DV <sub>IO</sub>	$\frac{V_{IO}(T_A) - V_{IO}(+25^{\circ}\text{C})}{\Delta T}$				±5		±10			50	μV/°C
vs Power Supply	PSRR	V <sub>CC</sub> = ±5, V <sub>CC</sub> = ±20VDC				±80	*	*	*	*	±20	μV/°C
<b>INPUT BIAS CURRENT</b>												
Initial Bias vs Supply Voltage	I <sub>IB</sub>	T <sub>A</sub> = +25°C			1	-100	*	-150			-300	fA
		T <sub>A</sub> = +25°C					*					fA/V
<b>INPUT OFFSET CURRENT <sup>2/</sup></b>												
Initial Offset	I <sub>IO</sub>	T <sub>A</sub> = +25°C			±40		±80			±80		fA
<b>INPUT IMPEDANCE</b>												
Differential	Z <sub>ID</sub>	T <sub>A</sub> = +°C			10 <sup>13</sup>		*			*		Ω    pF
Common-Mode	Z <sub>ICM</sub>				0.8		*			*		Ω    pF
					10 <sup>15</sup>		*			*		Ω    pF
					1.6		*			*		Ω    pF
<b>INPUT NOISE</b>												
Voltage	e <sub>n</sub>	f <sub>o</sub> = 10Hz	T <sub>A</sub> = +25°C			75	*	*	*	*		nV/√Hz
		f <sub>o</sub> = 100Hz	T <sub>A</sub> = +25°C			55	*	*	*	*		nV/√Hz
		f <sub>o</sub> = 1kHz	T <sub>A</sub> = +25°C			35	*	*	*	*		nV/√Hz
		f <sub>o</sub> = 10kHz	T <sub>A</sub> = +25°C			35	*	*	*	*		nV/√Hz
Current	i <sub>n</sub>	f <sub>B</sub> = 0.1Hz to 10Hz	T <sub>A</sub> = +25°C			6	*	*	*	*		μV/, p-p
		f <sub>B</sub> = 0.1Hz to 10Hz	T <sub>A</sub> = +25°C			3	*	*	*	*		fA, p-p
		f <sub>B</sub> = 10Hz to 10kHz	T <sub>A</sub> = +25°C			10	*	*	*	*		fA, rms
		f <sub>o</sub> = 1kHz	T <sub>A</sub> = +25°C			0.25	*	*	*	*		fA/√Hz
<b>INPUT VOLTAGE RANGE</b>												
Differential	V <sub>AI</sub>	T <sub>A</sub> = +25°C		±20		*	*	*	*		V	
Common-Mode		T <sub>A</sub> = +25°C		±10	±12	*	*	*	*		V	
Common-Mode Rejection	CMRR	V <sub>IN</sub> = ±10V		76	86	*	*	*	*		dB	
<b>POWER SUPPLY</b>												
Rated Voltage	±V <sub>CC</sub>			±5	±15	*	*	*	*		VDC	
Voltage Range					±20	*	*	*	*		VDC	
Quiescent Current	I <sub>Q</sub>				1.0	1.5	*	*	*	*		mA
<b>TEMPERATURE RANGE (ambient)</b>												
Operating				-55		+125	*	*	*	*		°C
Storage				-65		+150	*	*	*	*		°C

\*Same as OPA106W Grade

NOTES:

- 1/ Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive signal.
- 2/ Bias current is tested and guaranteed at T<sub>A</sub> = +25°C. For higher temperature the bias current doubles every +10°C.

3.9 Screening. Screening for the /883B Hi-Rel product designation, is in accordance with MIL-STD-883, method 5008, class B, except as modified in paragraph 4.3 herein.

Screening for the standard model includes Burr-Brown QC4118 internal visual inspection and stabilization bake, fine leak, gross leak, burn-in (72 hours performed preselect), temperature cycle (condition C), constant acceleration (condition B), and external visual inspection per MIL-STD-883, method 2009.

For the /883B Hi-Rel product designation, all microcircuits will have passed the screening requirements prior to qualification or quality conformance inspection.

3.10 Qualification. Qualification is not required. See paragraph 4.2 herein.

3.11 Quality conformance inspection. Quality conformance inspection for the /883B Hi-Rel product designation, is in accordance with MIL-M-38510, except as modified in paragraph 4.4 herein. The microcircuit inspection lot will have passed quality conformance inspection prior to microcircuit delivery.

TABLE II. Electrical Test Requirements.

(The individual tests within the subgroups appear in Table III)

MIL-STD-883 REQUIREMENTS (Hybrid Class)	MODELS	OPA106WM/883B OPA106WM	OPA106VM/883B OPA106VM	OPA106UM/883B OPA106UM
Interim electrical parameters (pre burn-in) (method 5008)		1, 4	1, 4	1, 4
Final electrical test parameters (method 5008)		1, 2, 3, 4	1, 2, 3, 4	1, 2, 2U, 3, 3U, 4
Group A test requirements (method 5008) 2/		1*, 2, 3, 4	1*, 2, 3, 4	1*, 2, 2U, 3, 3U, 4
Group C end point electrical parameters (method 5008) 2/		1, 4	1, 4	1, 4
Additional electrical subgroups for Group C inspections 2/		5, 6 1/	5, 6 1/	—

\*PDA applies to subgroups 1-4 (see 4.3.d)

1/ LTPD for these additional tests is 15%.1

2/ Applies for "/883B" models only.

TABLE III. Group A Inspection.

SUBGROUP	SYMBOL	MIL-STD-883 METHOD OR EQUIVALENT	CONDITIONS $\pm V_{CC} = 15VDC$ unless otherwise specified	LIMITS						UNITS
				OPA106WM/883B OPA106WM		OPA106VM/883B OPA106VM		OPA106UM/883B OPA106UM		
				MIN	MAX	MIN	MAX	MIN	MAX	
1 $T_A = +25^\circ C$	$V_{IO}$	4001	$R_L = 2k\Omega$  $V_{CM} \pm 10V$ $V_{CC} = \pm 5V, V_{CC} = \pm 20V$	$\pm 10$	$\pm 250$ $\pm 100$	$\pm 10$	$\pm 250$ $\pm 150$	$\pm 10$	$\pm 250$ $\pm 300$	$\mu V$
	$I_{IB}$	4001			1.5		1.5		1.5	fA
	$V_O$			76		76		76		V
	$I_Q$	4003		80		80		80		mA
2 $T_A = +125^\circ C$	CMRR	4003								dB
	PSRR									dB
2U $T_A = +85^\circ C$	DV <sub>IO</sub>	4001	$\frac{V_{IO}(125) - V_{IO}(25)}{100}$		5		10			$\mu V/^\circ C$
3 $T_A = -55^\circ C$	DV <sub>IO</sub>	4001	$\frac{V_{IO}(85) - V_{IO}(25)}{60}$						20	$\mu V/^\circ C$
	DV <sub>IO</sub>	4001	$\frac{V_{IO}(25) - V_{IO}(-55)}{80}$		5		10			$\mu V/^\circ C$
3U $T_A = -25^\circ C$	DV <sub>IO</sub>	4001	$\frac{V_{IO}(25) - V_{IO}(-25)}{50}$						20	$\mu V/^\circ C$
4 $T_A = +25^\circ C$	Avs	4004	$f = 0Hz, R_L = 2k\Omega$ $R_L = 2k\Omega, V_O = \pm 10V$	103		103		103		dB
	SR	4002		1.2		1.2		1.2		V/ $\mu sec$
5 $T_A = +125^\circ C$	Avs	4004	$f = 0Hz, R_L = 2k\Omega$	93		93				dB
6 $T_A = -55^\circ C$	Avs	4004	$f = 0Hz, R_L = 2k\Omega$	93		93				dB



#### 4. PRODUCT ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures are in accordance with MIL-M-38510 and MIL-STD-883, method 5008, except as modified herein.

4.2 Qualification. Qualification is not required unless specifically required by contract or purchase order. When so required, qualification will be in accordance with the inspection routine of MIL-M-38510, paragraph 4.4.2.1. The inspections to be performed are those specified here in for groups A, B, C and D inspections (see paragraphs 4.4.1, 4.4.2, 4.4.3, and 4.4.4).

Burr-Brown has performed and successfully completed qualification inspection as described above. The most recent report is available from Burr-Brown.

4.3 Screening. Screening, for the /883B Hi-Rel product designation, is in accordance with MIL-STD-883B, method 5008, class B, and is conducted on all devices. The following additional criteria apply:

- a. Constant acceleration test (MIL-STD-883, method 2001) is test condition B,  $Y_1$  axis only.
- b. Interim and final test parameters are specified in Table II. The interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
- c. Burn-in test (MIL-STD-883, method 1015) conditions:
  - (1) Test condition B
  - (2) Test circuit is Figure 5 herein
  - (3)  $T_A = +125^\circ\text{C}$  minimum
  - (4) Test duration is 160 hours minimum
- d. Percent defective allowable (PDA). The PDA, for /883B product designation only, is 10 percent and includes both parametric and catastrophic failures. It is based on failures from group A, subgroup 1 test, after cool-down as final electrical test in accordance with MIL-STD-883, method 5008, and with no intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from preburn-in screening failures may be excluded from the PDA. If interim electrical parameter tests prior to burn-in are omitted, all screening failures shall be included in the PDA. The verified failures of group A, subgroup 1, after burn-in in that lot are used to determine the percent defective for that lot, and the lot is accepted or rejected based on the PDA.
- e. External visual inspection need not include measurement of case and lead dimensions.




FIGURE 5. Test Circuit, Burn-in and Operating Life Test.

4.4 Quality conformance inspection. Groups A and B inspections of MIL-STD-883, method 5005, are performed on each inspection lot. Groups C and D inspections of MIL-STD-883, are performed as required by MIL-STD-883.

A report of the most recent groups C and D inspections is available from Burr-Brown.

4.4.1 Group A inspection. Group A inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, and as specified in Table II herein.

4.4.2 Group B inspection. Group B inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, class B.

4.4.3 Group C inspection. Group C inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, class B, and as follows:

- a. Operating life test (MIL-STD-883, method 1005) conditions:
  - (1) Test condition D
  - (2) Test circuit is Figure 5 herein
  - (3)  $T_A = +125^\circ\text{C}$  minimum.
  - (4) Test duration is 1000 hours minimum
- b. End point electrical parameters are specified in Table II herein.
- c. Additional electrical subgroups are specified in Table II herein.

4.4.4 Group D inspection. Group D inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008.

4.5 Methods of examination and test. Methods of examination and test are specified in the appropriate tables. Electrical test circuits are as prescribed herein or in the referenced test methods of MIL-STD-883.

4.5.1 Voltage and current. All voltage values given, except the input offset voltage (or differential voltage) are referenced to the external zero reference level of the supply voltage. Currents given are conventional current and positive when flowing into the referenced terminal.

4.6 Inspection of preparation for delivery. Inspection of preparation for delivery is in accordance with MIL-M-38510, except that the rough handling test does not apply.

## 5. PREPARATION FOR DELIVERY

5.1 Preservation-packaging and packing. Microcircuits are prepared for delivery in accordance with MIL-M-38510.

## 6. NOTES

6.1 Notes. The notes specified in MIL-M-38510 are applicable to this specification.

6.2 Intended use. Microcircuits conforming to this specification are intended for use in applications where the use of screened parts is desirable.

6.3 Ordering data. The contract or order should specify the following:


- a. Complete part number (see paragraph 1.2)
- b. Requirement for certificate of compliance, if desired.

6.4 Microcircuit group assignment. These microcircuits are assigned to Technology Group I as defined in MIL-M-38510, Appendix E.

6.5 Electrostatic sensitivity. These microcircuits may be damaged by electrostatic discharge. Electrostatic sensitive precautions should be observed at all times.

## 7. ELECTRICAL PERFORMANCE CURVES.

(Typical at  $T_A = +25^\circ\text{C}$  and  $\pm V_{CC} = 15\text{VDC}$  unless otherwise specified).



## 8. APPLICATION INFORMATION

8.1 **Offset voltage adjustment.** Although the OPA106/883B Series has a low initial offset voltage ( $250\mu\text{V}$ ), some applications may require external nulling of this small offset. Figure 4 shows the recommended circuit for adjustment of the offset voltage. External offset voltage adjustment changes the laser adjusted offset voltage temperature drift slightly. The drift will change approximately  $0.3\mu\text{V}/^\circ\text{C}$  for every  $100\mu\text{V}$  of offset adjustment.

8.2 **Guarding and shielding.** The ultra-low bias current and high impedance of the OPA106/883B Series are well-suited to a number of stringent applications, however, careless signal wiring of printed circuit board layout can degrade circuit performance several orders of magnitude below the capability of the OPA106/883B Series.

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA106/883B Series. To avoid leakage problems, it is recommended that the signal input lead of the OPA106/883B Series be wired to a Teflon standoff. If the OPA106/883B Series is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the two amplifier input leads and should be connected to a low input impedance point which is at the signal input potential.

The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup. Figure 6 illustrates the use of the guard. The resistor  $R_3$  shown in Figure 6 is optional. It may be used to compensate effects of very large source resistances. However, note that its use would also increase the noise due to the thermal noise of  $R_3$ .

8.3 **Thermal response time.** Thermal response time is an important parameter in low drift operational amplifiers like the OPA106/883B Series. A low drift specification would be of little value if the amplifier took a long time to stabilize after turn-on or ambient temperature change. The TO-99 package and careful circuit design provide the necessary quick thermal response. Typical warm-up drift of the OPA106/883B Series is approximately 20 seconds.




FIGURE 6. Connection of Input Guard.



# OPA600/883B SERIES

## MODEL NUMBERS:

OPA600VM/883B    OPA600UM/883B

OPA600VM        OPA600UM

REVISION D  
MAY, 1986

## Fast Settling - Wideband OPERATIONAL AMPLIFIER

### FEATURES

- **FAST SETTLING**  
80nsec to  $\pm 0.1\%$   
115nsec to  $\pm 0.01\%$
- **FULL DIFFERENTIAL FET INPUT**
- **-55°C TO +125°C OPERATION**
- **LARGE OUTPUT**  
 $\pm 10V$ ,  $\pm 200mA$  (50 $\Omega$ )
- **GAIN-BANDWIDTH PRODUCT - 56kHz**

### APPLICATIONS

- **VOLTAGE CONTROLLED OSCILLATOR DRIVER**
- **LARGE SIGNAL, WIDEBAND DRIVERS**
- **HIGH SPEED DAC OUTPUT AMPLIFIER**
- **VIDEO PULSE AMPLIFIER**

### DESCRIPTION

The OPA600 is a wideband operational amplifier specifically designed for fast settling to  $\pm 0.01\%$  accuracy. It is stable, easy to use, has good phase margin with minimum overshoot, and it has excellent DC performance. It utilizes a FET input stage to give low input bias current in contrast to the higher currents usually associated with very-fast amplifiers. Its DC stability with temperature is outstanding. Its -3dB bandwidth of 100MHz is available at a closed loop gain of 10. The slew rate exceeds 400V/ $\mu$ sec. All of this combines to form an outstanding amplifier for large and small signals.

Settling time is the best measure of this amplifier's total dynamic capability. High accuracy with fast settling is achieved by the large open-loop gain, which provides the accuracy at the upper frequencies. The thermally balanced design maintains this accuracy without droop or thermal tail. External compensation allows the user to optimize the settling time in his application.

The OPA600 is built to be reliable and is designed to operate from  $T_A = -55^\circ C$  to  $+125^\circ C$ . It is a hybrid microcircuit in a welded, hermetic, metal package

and is available with MIL-STD-883 screening. The circuit is built on an alumina substrate which has a metallic attach to the package for good thermal transfer and reliable high temperature operation. The metal package provides electrostatic shielding. The circuit uses thin-film resistors and all glassivated, high speed silicon die. The gold or aluminum wire-bonds utilized produce a monometallic system wherever possible, eliminating metal migration, a time-temperature reliability problem. The amplifier is actively laser-trimmed and is thoroughly tested. Reliability is emphasized during each phase of manufacture.


The OPA600 is useful in a broad range of video, high speed, and ECM applications. It is particularly well suited to operate as a voltage controlled oscillator (VCO) driver. It makes an excellent digital-to-analog converter output amplifier. It is a workhorse in test equipment where fast pulses, large signals, and 50 $\Omega$  drive are important. It is a good choice for sample/holds, integrators, fast waveform generators, and multiplexers.

# DETAILED SPECIFICATION MICROCIRCUITS, LINEAR OPERATIONAL AMPLIFIER HYBRID, SILICON

## 1. SCOPE

1.1 Scope. This specification covers the detail requirements for a hybrid, fast settling, integrated circuit operational amplifier.

1.2 Part Number. The complete part number is as shown below.



1.2.1 Device type. The device is a single, operational amplifier. Two electrical performance grades are provided, the U grade and the V grade. The V grade offers the higher performance. Electrical specifications are shown in Table I. Electrical tests are shown in Tables II and III.

1.2.2 Device class. The Hi-Rel product designator portion of the part number distinguishes the product assurance levels as follows:

<u>Hi-Rel product designator</u>	<u>Requirements</u>
/883B	Standard model, plus 100% MIL-STD-883, method 5008, class B screening, with 10% PDA, plus quality conformance inspection (QCI) consisting of Groups A and B on each inspection lot, plus Groups C and D performed as required by MIL-STD-883.
(none)	Standard model including 100% electrical testing.

1.2.3 Case outline. The case outline (16-lead can) is as defined in Figure 6. The case is metal and is conductive.

1.2.4 Absolute maximum ratings.

Supply voltage range	$\pm 17\text{VDC}$
Input voltage range	$\pm 17\text{VDC}$ <sup>1</sup>
Differential input voltage range	$\pm 25\text{VDC}$ <sup>1</sup>
Storage temperature range	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Output short-circuit duration	A few seconds <sup>2</sup>
Lead temperature (soldering, 60sec)	$300^{\circ}\text{C}$
Junction temperature	$T_j = 175^{\circ}\text{C}$

1.2.5 Recommended operating conditions.

Supply voltage range	$\pm 9\text{VDC}$ to $\pm 16\text{VDC}$
Ambient temperature range	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$

1.2.6 Power and thermal characteristics.

<u>Package</u>	<u>Case outline</u>	<u>Maximum allowable power dissipation</u>	<u>Maximum <math>\theta_{J-C}</math></u>	<u>Maximum <math>\theta_{C-A}</math></u>
16-lead can	Figure 4	$2.6\text{W}$ at $T_{\text{CASE}} = +125^{\circ}\text{C}$	See Applications Information	$35^{\circ}\text{C/W}$

<sup>1</sup> The absolute maximum input voltage is equal to the supply voltage.

<sup>2</sup> Duration is limited by device heat sinking (thermal resistance). Short circuit may be to ground only.

## 2. APPLICABLE DOCUMENTS

2.1 The following documents form a part of this specification to the extent specified herein.

### SPECIFICATION

#### MILITARY

MIL-M-38510 - Microcircuits, general specification for.

### STANDARD

#### MILITARY

MIL-STD-883 - Test methods and procedures for microcircuits.

## 3. REQUIREMENTS

3.1 **General.** Burr-Brown uses production and test facilities and a quality and reliability assurance program adequate to assure successful compliance with this specification.

3.1.1 **Detail specifications.** The individual item requirements are specified herein. In the event of conflicting requirements, the order of precedence will be the purchase order, this specification, and then the reference documents.

3.2 **Design, construction, and physical dimensions.**

3.2.1 **Package, metals, and other materials.** The package is in accordance with paragraph 3.5.1 of MIL-M-38510, except that organic and polymeric materials (epoxy) are used for attach of some of the die. The exterior metal surfaces are corrosion resistant. The other materials are nonnutritive to fungus as specified in MIL-M-38510.

3.2.2 **Design documentation.** The design documentation is in accordance with MIL-M-38510.

3.2.3 **Internal conductors and internal lead wires.** The internal conductors and internal lead wires are in accordance with MIL-M-38510.


3.2.4 **Lead material and finish.** The lead finish is gold plate with nickel underplating. The lead material and finish is in accordance with MIL-M-38510 and is solderable per MIL-STD-883, method 2003.

3.2.5 **Die thickness.** The die thickness is in accordance with MIL-M-38510.

3.2.6 **Physical dimensions.** The physical dimensions are in accordance with paragraph 1.2.3 herein.

3.2.7 **Circuit diagram and terminal connections.** The circuit diagram and terminal connections are shown in Figure 1.

3.2.8 **Glassivation.** Glassivation is in accordance with MIL-M-38510.



1/ Refer to Figure 4 for recommended frequency compensation.

2/ Connect pin 9 to pin 12 and connect pin 7 to pin 6 for maximum output current. See Application Information for further information.

3/ Bypass each power supply lead as close as possible to the amplifier pins. A 1 $\mu$ F CS13 tantalum capacitor is recommended.

4/ There is no internal connection. An external connection may be made.

5/ It is recommended that the amplifier be mounted with the case in contact with a ground plane for good thermal transfer and optimum AC performance.

FIGURE 1. Circuit Diagram and Terminal Connections.

3.2.9 Schematic Circuit. The schematic circuit is shown in Figure 2.




FIGURE 2. Simplified Schematic Circuit.

3.3 Electrical performance characteristics. The electrical performance characteristics are as specified in Table I and apply over the full operating ambient temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  unless otherwise specified.

3.3.1 Additional electrical performance characteristics. Electrical performance characteristic curves are shown in paragraph 7.

3.3.2 Offset error null. The amplifier is capable of being nulled to zero offset voltage using the circuit in Figure 3. If nulling is unnecessary for the application, delete the three components and make no connections.





FIGURE 3. Offset Null Circuit.

3.3.3 Frequency compensation. The amplifier must be externally frequency compensated. See Figure 4.

3.4 Electrical tests. Electrical tests are shown in Table II. The subgroups of Table III which constitute the minimum electrical tests for screening, qualification, and quality conformance, are shown in Table II.

3.5 **Marking.** Marking is in accordance with MIL-M-38510. The following marking is placed on each microcircuit as a minimum.

- Index point
- Part number (see paragraph 1.2)
- Inspection lot identification code  $\perp$
- Manufacturer's identification (  )
- Manufacturer's designating symbol (CEBS)
- Country of origin

3.6 **Workmanship.** These microcircuits are manufactured, processed, and tested in a careful and workmanlike manner. Workmanship is in accordance with good engineering practices, workmanship instructions, inspection and test procedures, and training, prepared in fulfillment of Burr-Brown's product assurance program.

3.6.1 **Rework provisions.** Rework provisions, including rebonding for the /883B Hi-Rel product designation, are in accordance with MIL-M-38510.

3.7 **Traceability.** Traceability for /883B Hi-Rel product designation is in accordance with MIL-M-38510. Each microcircuit is traceable to the production lot and to the component vendor's component lot. Reworked or repaired microcircuits maintain traceability.

3.8 **Product and process change.** Burr-Brown will not implement any major change to the design, materials, construction, configuration, or manufacturing process which may affect the performance, quality, reliability or interchangeability of the microcircuit without full or partial requalification.


3.9 **Screening.** Screening for /883B Hi-Rel product designation, is in accordance with MIL-STD-883, method 5008, class B, except as modified in paragraph 4.3 herein.

Screening for the standard model, includes Burr-Brown QC4118 internal visual inspection, stabilization bake, fine leak, gross leak, burn-in (72 hours performed preselect), temperature cycle, constant acceleration (condition B), and external visual inspection per MIL-STD-883, method 2009.

For the /883B Hi-Rel product designation, all microcircuits will have passed the screening requirements prior to qualification or quality conformance inspection.

3.10 **Qualification.** Qualification is not required. See paragraph 4.2 herein.

3.11 **Quality conformance inspection.** Quality conformance inspection for the /883B Hi-Rel product designation, is in accordance with MIL-M-38510, except as modified in paragraph 4.4 herein. The microcircuit inspection lot will have passed quality conformance inspection prior to microcircuit delivery.



Note: Resistance is in ohms, capacitance is in pF, gain is volts/volt.

FIGURE 4. Recommended Amplifier Circuits and Frequency Compensation.

1/ A 4-digit date code, indicating year and week of seal, and a 4- or 5-digit lot identifier is marked on each unit.



TABLE I. Electrical Performance Characteristics

All characters from  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ,  $\pm V_{CC} = 15\text{VDC}$ , unless otherwise noted.

CHARACTERISTICS	CONDITIONS	OPA600VM/883B OPA600VM			OPA600UM/883B OPA600UM			UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX		
<b>OUTPUT</b>									
Voltage (Vo)	RL = 2k $\Omega$	$\pm 10$	$\pm 11$		*	*		V	
Current (Io)	RL = 50 $\Omega$ 1/	$\pm 9$	$\pm 10$		*	*		V	
Current, pulse ((Iop)	RL = 50 $\Omega$ 1/	$\pm 180$	$\pm 200$		*	*		mA	
Resistance (Ro)	Open-loop, DC		75	150	*	*	*	$\Omega$	
Short Circuit Current (Ios)	To ground only, tMAX = 1sec 3/		250	300	*	*	*	mA	
<b>DYNAMIC RESPONSE</b>									
Settling Time, $\pm 0.01\%$ 4/ (ts)	$\Delta V_o = 10\text{V}$	TA = 25°C	115	125		125	150	nsec	
		TA = -25°C to +85°C				135	165	nsec	
	$\pm 0.1\%$	$\Delta V_o = 20\text{V}$	TA = -55°C to +125°C	125	140		*	175	nsec
			TA = +25°C	105	130		*	*	nsec
$\pm 1\%$	$\Delta V_o = 10\text{V}$	TA = +25°C	80	105		*	*	nsec	
		TA = +25°C	80	105		*	*	nsec	
Post Settling Time Stability (ts+) 5/	$\pm 0.01\%$	t = 1 $\mu$ sec to 500msec	0.5	1		*	*	mV	
Gain-Bandwidth Product (open-loop) (GBP)	Cc = 0pF, G = 1 V/V }	TA = +25°C	150			*	*	MHz	
		TA = +25°C	500			*	*	MHz	
	Cc = 0pF, G = 100V/V }	TA = +25°C	1.5			*	*	GHz	
		TA = +25°C	5			*	*	GHz	
	Cc = 0pF, G = 1000V/V }	TA = +25°C	10			*	*	GHz	
		TA = +25°C				*	*		
Bandwidth (BW) -3dB, small signal 6/	G = +1V/V	TA = +25°C	100	125		*	*	MHz	
		TA = +25°C	75	90		*	*	MHz	
	G = -1V/V	TA = -55°C to +125°C	70	90	135	*	*	MHz	
		TA = +25°C	80	95		*	*	MHz	
	G = -10V/V	TA = -55°C to +125°C	70	95	135	*	*	MHz	
		TA = +25°C	15	20		*	*	MHz	
	G = -100V/V	TA = +25°C	5	6		*	*	MHz	
G = -1000V/V	TA = +25°C				*	*			
Full Power Bandwidth (BWFp)	Vo = $\pm 5\text{V}$ , G = -1V/V Cc = 3.3pF, RL = 100 $\Omega$ }	TA = +25°C	13	16		*	*	MHz	
Slew Rate (SR)	Vo = $\pm 5\text{V}$ , G = 1000V/V Cc = 0pF, RL = 100 $\Omega$ }	TA = +25°C		500		*	*	V/ $\mu$ sec	
		$\Delta V_o = 10\text{V}$				*	*		
	Vo = $\pm 5\text{V}$ , G = -1V/V 4/	TA = +25°C	400	440		*	*	V/ $\mu$ sec	
		TA = -55°C to +125°C	350			*	V/ $\mu$ sec		
Phase Margin	G = -1V/V, Cc = 3.3pF	TA = +25°C		40		*	*	Degrees	
<b>GAIN</b>									
Open-Loop Voltage Gain (Avs)	f = D.C., RL = 2k $\Omega$	TA = +25°C	86	94		*	*	dB	
		TA = -55°C to +125°C	74			*	*	dB	
<b>INPUT</b>									
Offset Voltage (Vio) 7/		TA = +25°C		1	4		2	5	mV
		TA = -25°C to +85°C					10	10	mV
		TA = -55°C to +125°C				6		15	mV
Offset Voltage vs Temperature (DVio)		TA = -25°C to +25°C					50	80	$\mu\text{V}/^{\circ}\text{C}$
		TA = +25°C to +85°C					25	80	$\mu\text{V}/^{\circ}\text{C}$
		TA = -55°C to +25°C	10	20				100	$\mu\text{V}/^{\circ}\text{C}$
		TA = +25°C to +125°C	10	20				100	$\mu\text{V}/^{\circ}\text{C}$
Bias Current (Iib)		TA = +25°C	0	-20	-100	*	*	pA	
		TA = +25°C to +125°C	0	-20	-100	*	*	nA	
Offset Current (Iio)		TA = +25°C		20	50		*	*	pA
		TA = -55°C to +125°C		20	50		*	*	nA

TABLE I. Electrical Performance Characteristics (cont)


All characteristics from  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ,  $\pm V_{CC} = 15\text{VDC}$ , unless otherwise noted.

CHARACTERISTICS	CONDITIONS	OPA600VM/883B OPA600VM			OPA600UM/883B OPA600UM			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Power Supply Rejection Ratio (PSRR) Common-Mode Voltage Range (CMV)	$V_{CC} = \pm 15\text{V}$ , $\pm 1\text{V}$ $T_A = +25^{\circ}\text{C}$		200	500		*	*	$\mu\text{V/V}$
Common-Mode Rejection Ratio (CMRR)	$V_{CM} = -5\text{V}$ to $+5\text{V}$ $T_A = +25^{\circ}\text{C}$	-10		+7	*	*	*	V
Impedance ( $Z_{IN}$ )	Differential $T_A = +25^{\circ}\text{C}$ Common-mode $T_A = +25^{\circ}\text{C}$	60	$10^{11} \parallel 2$		*	*	*	$\Omega \parallel \text{pF}$ $\Omega \parallel \text{pF}$
Voltage Noise ( $e_n$ )	$f = 10\text{kHz}$ $T_A = +25^{\circ}\text{C}$		20		*	*	*	$\text{nV}/\sqrt{\text{Hz}}$
<b>POWER SUPPLY</b>								
Rated ( $V_{CC}$ ) Operating Range ( $V_{CC}$ ) Quiescent Current ( $I_Q$ )		$\pm 9$	$\pm 15$	$\pm 16$ $\pm 38$	*	*	*	VDC VDC mA
<b>TEMPERATURE RANGE (ambient)</b>								
Operating Storage $\theta_{JC}$ (junction to case) $\theta_{CA}$ (case to ambient)	See applications information	-55 -65		+125 +150	-55 -65		+125 +150	$^{\circ}\text{C}$ $^{\circ}\text{C}$ $^{\circ}\text{C/W}$

\*Specifications the same as V grade.

NOTES:

- 1/ Pin 9 connected to  $+V_{CC}$ , pin 7 connected to  $-V_{CC}$ . Observe power dissipation ratings
- 2/ Pin 9 and pin 7 open. Single pulse  $t = 100\text{nsec}$ . Observe power dissipation ratings.
- 3/ Pin 9 and pin 7 open. See paragraph 8.8.
- 4/  $G = -1\text{V/V}$ . Optimum settling time and slew rate achieved by individually compensating each device. Refer to paragraph 8.3.
- 5/ Post settling time stability is a measure of the pulse droop, or thermal tail, after the output has settled.
- 6/ Compensation per paragraph 8.3.
- 7/ Adjustable to zero.



NOTES:

1. Leads in true position within 0.010" (0.25mm) R at MMC at seating plane.
2. Pin numbers shown for reference only.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.963	.980	24.46	24.89
B	.760	.805	19.30	20.46
C	.175	.190	4.45	4.83
D	.014	.022	0.36	0.56
G	.100	BASIC	2.54	BASIC
H	.135	.155	3.43	3.94
K	.230	.270	5.84	6.86
L	.800	BASIC	15.24	BASIC
R	.095	.115	2.41	2.92

FIGURE 5. Case Outline.

TABLE II. Electrical Test Requirements.  
(The individual tests within the subgroups appear in Table III)

MIL-STD-883 TEST REQUIREMENT	MODELS	OPA600VM/883B OPA600VM	OPA600UM/883B OPA600UM
			Subgroups (see Table III)
Interim electrical parameters (pre burn-in) (method 5008)		1	1
Final electrical test parameters (method 5008)		1*, 2, 3, 4, 7, 9	1*, 2, 2U, 3, 3U, 4, 7, 9
Group A test requirements (method 5008)		1, 2, 3, 4, 7, 9	1, 2, 2U, 3, 3U, 4, 7, 9
Group C end point electrical parameters (method 5008)		1	1
Additional electrical subgroups performed prior to Group C inspections		10, 11	10, 11

\*PDA applies to subgroup 1 (see 4.3.d)

TABLE III. Group A Inspection.

SUBGROUP	SYMBOL	MIL-STD-883 METHOD OR EQUIVALENT	CONDITIONS $\pm V_{CC} = 15V$ , unless otherwise specified	LIMITS				UNITS
				OPA600VM/883B		OPA600UM/883B		
				OPA600VM	OPA600VM	OPA600UM	OPA600UM	
1 $T_A = +25^\circ C$	$V_{IO}$	4001	$V_{CM} = 0$	-4	+4	-5	+5	mV
	$I_{IB}$	4001	$V_{CM} = 0$	0	-100	0	-100	pA
	+PSRR	4003	$+V_{CC} = 15V, \pm 1V, -V_{CC} = 15V$	-500	+500	-500	+500	$\mu V/V$
	-PSRR	4003	$+V_{CC} = 15V, -V_{CC} = 15V, \pm 1V$	-500	+500	-500	+500	$\mu V/V$
	CMR	4003	$V_{CM} = -5V \text{ to } +5V$	60		60		dB
	$I_Q$	4005			38		38	mA
2 $T_A = +125^\circ C$	$V_{IO}$	4001		-6	+6	-15	+15V	mV
	$DV_{IO}$	4001	$\frac{V_{IO} (+25^\circ C) - V_{IO} (+125^\circ C)}{100^\circ C}$	-20	+20	-100	+100	$\mu V/^\circ C$
2U $T_A = +85^\circ C$	$V_{IO}$	4001				-10	+10	mV
	$DV_{IO}$	4001	$\frac{V_{IO} (+25^\circ C) - V_{IO} (+85^\circ C)}{60^\circ C}$			-80	+80	$\mu V/^\circ C$
3 $T_A = -55^\circ C$	$V_{IO}$	4001		-6	+6	-13	+13	mV
	$DV_{IO}$	4001	$\frac{V_{IO} (+25^\circ C) - V_{IO} (-55^\circ C)}{80^\circ C}$	-20	+20	-100	+100	$\mu V/^\circ C$
3U $T_A = -25^\circ C$	$V_{IO}$	4001				-9	+9	mV
	$DV_{IO}$	4001	$\frac{V_{IO} (+25^\circ C) - V_{IO} (-25^\circ C)}{50^\circ C}$			-80	+80	$\mu V/^\circ C$
4 $T_A = +25^\circ C$	$V_O$	4004	$R_L = 2k\Omega$	$\pm 10$		$\pm 10$		V
	$I_O$	4004	$R_L = 50\Omega$ , pin 9 to $+V_{CC}$ , pin 7 to $-V_{CC}$	$\pm 180$		$\pm 180$		mA
	$A_{VS}$	4004	$R_L = 2k\Omega$ , $f = 0Hz$ , $V_O = \pm 10V$	86		86		dB
7 $T_A = +25^\circ C$	$V_O$	4004	$R_L = 2k\Omega$ , $\pm V_{CC} = 16VDC$	$\pm 11$		$\pm 11$		V
	$V_O$	4004	$R_L = 2k\Omega$ , $\pm V_{CC} = 12VDC$	$\pm 7$		$\pm 7$		V
9 $T_A = +25^\circ C$	$t_s$ 1/	4002	To $\pm 0.01\%$ , Figure 10 final value at $t = 1\mu sec$		125		150	nsec
	SR 1/	4002	$G = -1$ , $V_O = \pm 5V$ , Figure 10 10% to 90%	400		400		V/ $\mu sec$
10 $T_A = +125^\circ C$	$t_s$ 1/	4002	To $\pm 0.01\%$ , Figure 10 $G = -1$ , $V_O = \pm 5V$		140			nsec
11 $T_A = -55^\circ C$	$t_s$ 1/	4002	To $\pm 0.01\%$ , Figure 10 $G = -1$ , $V_O = \pm 5V$		140			nsec

NOTE:

1/  $G = -1/VV$ . Optimum settling time and slew rate achieved by individually compensating each device. Refer to paragraph 8.3

#### 4. PRODUCT ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures are in accordance with MIL-M-38510 and MIL-STD-883, method 5008, except as modified herein.

4.2 Qualification. Qualification is not required unless specified by contract or purchase order. When so required, qualification will be in accordance with the inspection routine of MIL-M-38510, paragraph 4.4.2.1. The inspections to be performed are those specified herein for groups A, B, C and D inspections (see paragraphs 4.4.1, 4.4.2, 4.4.3, and 4.4.4). Burr-Brown has performed and successfully completed qualification inspection as described above. The qualification report is available from Burr-Brown.

4.3 Screening. Screening, the /883B Hi-Rel product designation, is in accordance with MIL-STD-883B, method 5008, class B, and is conducted on all devices. The following additional criteria apply:

- a. Constant acceleration test (MIL-STD-883, method 2001) is test condition B,  $Y_1$  axis only.
- b. Interim and final test parameters are specified in Table II. The interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
- c. Burn-in test (MIL-STD-883, method 1015) conditions:
  - (1) Test condition B
  - (2) Test circuit is Figure 6 herein
  - (3)  $T_A = +125^\circ C$  minimum
  - (4) Test duration is 160 hours minimum

- d. Percent defective allowable (PDA). The PDA, for /883B Hi-Rel product designation only, is 10 percent and includes both parametric and catastrophic failures. It is based on failures from group A, subgroup 1 test after cool-down as final electrical test in accordance with MIL-STD-883, method 5008, and with no intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from preburn-in screening failures may be excluded from the PDA. If interim electrical parameter tests prior to burn-in are omitted, all screening failures shall be included in the PDA. The verified failures of group A, subgroup 1 after burn-in in that lot are used to determine the percent defective for that lot, and the lot is accepted or rejected based on the PDA.
- e. External visual inspection need not include measurement of case and lead dimensions.




FIGURE 6. Test Circuit Burn-in and Operating Life Test.

4.4 Quality conformance inspection. Groups A and B inspections of MIL-STD-883, method 5005, are performed on each inspection lot. Groups C and D inspections of MIL-STD-883, are performed as required by MIL-STD-883.

A report of the most recent groups C and D inspections is available from Burr-Brown.

4.4.1 Group A inspection. Group A inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, and as specified in Table II herein.

4.4.2 Group B inspection. Group B inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, class B.

4.4.3 Group C inspection. Group C inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, class B, and as follows:

- a. Operating life test (MIL-STD-883, method 1005) conditions:
  - (1) Test condition B
  - (2) Test circuit is Figure 6 herein
  - (3)  $T_A = 125^\circ\text{C}$  minimum
  - (4) Test duration is 1000 hours minimum
- b. End point electrical parameters are specified in Table II herein.
- c. Additional electrical subgroups are specified in Table II herein.

4.4.4 Group D inspection. Group D inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008.

4.5 Methods of examination and test. Methods of examination and test are specified in the appropriate tables. Electrical test circuits are as prescribed herein or in the referenced test methods of MIL-STD-883.

4.5.1 Voltage and current. All voltage values given, except the input offset voltage (or differential voltage) are referenced to the external zero reference level of the supply voltage. Currents given are conventional current and positive when flowing into the referenced terminal.

4.6 Inspection of packaging. Inspection of packaging shall be as specified in MIL-M-38510.

5. PREPARATION FOR DELIVERY

5.1 Preservation-packaging and packing. Microcircuits are prepared for delivery in accordance with MIL-M-38510.

6. NOTES

6.1 Notes. The notes specified in MIL-M-38510 are applicable to this specification.

6.2 Intended use. Microcircuits conforming to this specification are intended for use in applications where the use of screened parts is desirable.

6.3 Ordering data. The contract or order should specify the following:


- a. Complete part number (see paragraph 1.2)
- b. Requirement for certificate of compliance, if desired.


6.4 Microcircuit group assignment. These microcircuits are assigned to Technology Group I as defined in MIL-M-38510, Appendix E.

6.5 Electrostatic sensitivity. These microcircuits may be damaged by electrostatic discharge. Electrostatic sensitive precautions should be observed at all times.

7. ELECTRICAL PERFORMANCE CURVES

(Typical at  $T_A = +25^\circ\text{C}$  and  $\pm V_{CC} = 15\text{VDC}$ , unless otherwise specified).





## 8. APPLICATIONS INFORMATION

**8.1 Wiring precautions.** The OPA600 is a wideband, high frequency operational amplifier with a gain-bandwidth product exceeding 5GHz. This capability can be realized by observing a few wiring precautions and using high frequency layout techniques. Of all the wiring precautions, grounding is the most important and is described in detail in the next section.

In general, all printed circuit board conductors should be wide to provide low resistance, low impedance signal paths and should be as short as possible. The entire physical circuit should be as small as is practical. Stray capacitances should be minimized, especially at high impedance nodes, such as the input terminals of the amplifier and compensation pins. Stray signal coupling from the output to the input should be minimized. All circuit element leads should be as short as possible and low values of resistance should be used. This will give the best circuit performance as it will minimize the time constants formed with the circuit capacitances and will eliminate stray, unwanted tuned circuits.

**8.2 Grounding.** Grounding is the most important applications consideration for the OPA600, as it is with all high frequency circuits. Ultra-high frequency transistors are used in the design of the OPA600 and oscillations at frequencies of 500MHz and above can be stimulated if good grounding techniques are not used. A ground plane is highly recommended. It should connect all areas of the pattern side of the printed circuit that are not otherwise used. The ground plane provides a low resistance, low inductance common return path for all signal and power returns. The ground plane also reduces stray signal pickup. It eliminates parasitic circuits from what would otherwise be long, component leads.

Point-to-point wiring is not recommended. However, if point-to-point wiring is used, a single-point ground should be used. The input signal return, the load signal return and the power supply common should all be connected at the same physical point. This eliminates common current paths or ground loops which can cause unwanted feedback.

Each power supply lead should be bypassed to ground as near as possible to the amplifier pins. A  $1\mu F$  CS13 tantalum capacitor is recommended. A parallel  $0.01\mu F$  ceramic may be added if desired. This is especially important when driving high current loads. Properly bypassed and modulation free power supply lines allow full amplifier output and optimum settling time performance.

OPA600 circuit common is connected to pins 1 and 13; these pins should be connected to the ground plane. The input signal return, load return, and power supply common should also be connected to the ground plane.

The case of the OPA600 is internally connected to circuit common, and as indicated above, pins 1 and 13 should be connected to the ground plane. Ideally, the case should be mechanically connected to the ground plane for good thermal transfer but because this is difficult in practice, the OPA600 should be fully inserted into the printed circuit board with the case very close to the ground plane to make the best possible thermal connection. If the case and ground plane are physically connected or are in close thermal proximity, the ground plane will provide heat sinking which will reduce the case temperature rise. The minimum OPA600 pin length will minimize lead inductance, thereby maximizing performance.

To repeat, proper grounding is the single most important aspect of high frequency circuitry.

**8.3 Compensation.** The OPA600 uses external frequency compensation so that the user may optimize the bandwidth or settling time for his particular application. Several performance curves aid in the selection of the correct compensations capacitance value. The Bode plot shows amplitude and phase versus frequency for several values of compensation. A

related curve shows the recommended compensation capacitance versus closed-loop gain.

Figure 4 shows a recommended circuit schematic. Component values and compensation for amplifiers with several different closed-loop gains are shown. This circuit will yield the specified settling time. Because each device is unique and slightly different, as is each user's circuit, optimum settling time will be achieved by individually compensating each device in its own circuit, if desired. A 10% to 20% improvement in settling time has been experienced from the values indicated in Table I.

The primary compensation capacitors are  $C_1$  and  $C_2$  (see Figure 4). They are connected between pins 4 and 5 and between pins 11 and 14. Both  $C_1$  and  $C_2$  should be the same value. As Figure 4 and the performance curves show, larger closed-loop configurations require less capacitance and improved gain-bandwidth product can be realized. Note that no compensation capacitor is required for closed-loop gains equal to or above 100V/V. If upon initial application the user's circuit is unstable, and remains so after checking for proper bypassing, grounding, etc., it may be necessary to increase the compensation slightly to eliminate oscillations. Do not over compensate. It should not be necessary to increase  $C_1$  and  $C_2$  beyond 10pF to 15pF. It may also be necessary to individually optimize  $C_1$  and  $C_2$  for improved performance.

The flat high frequency response of the OPA600 is preserved and high frequency peaking is minimized by connecting a small capacitor in parallel with the feedback resistor (see Figure 4). This capacitor compensates for the closed-loop, high frequency, transfer function zero that results from the time constant formed by the input capacitance of the amplifier, typically 2pF, and the input and feedback resistors. The selected compensation capacitor may be a trimmer, a fixed capacitor or a planned PC board capacitance. The capacitance value is strongly dependent on circuit layout and closed-loop gain. It will typically be 2pF for a clean layout using low resistances (1k $\Omega$ ) and up to 10pF for circuits using larger resistances. Using small resistor values will preserve the phase margin and avoid peaking by keeping the break frequency of this zero sufficiently high. When high closed-loop gains are required, a three-resistor attenuator is recommended to avoid using a large value resistor with its long time constant.

For heavy capacitive loads, greater than 50pF, refer to the section on capacitive loads, paragraph 8.6. For particularly difficult applications where the wiring layout may not be the best or where there may be 1000pF loads, parasitics, strays, long lead lengths, changing capacitive loads, etc., doublet compensation is recommended. This is discussed in paragraph 8.12 and is shown in Figure 9. This circuit offers increased stability at the expense of increasing the settling time by approximately 50%. Also, this circuit is especially useful for functional testing at low frequency and incoming inspection.

**8.4 Settling time.** Settling time is defined as the total time required, from the input signal step, for the output to settle to within the specified error band around the final value. This error band is expressed as a percentage of the magnitude of the output transition.

Settling time is a complete dynamic measure of the OPA600's total performance. It includes the slew rate time, a large signal dynamic parameter, and the time to accurately reach the final value, a small signal parameter that is a function of bandwidth and open-loop gain. Performance curves show the OPA600 settling time to  $\pm 1\%$ ,  $\pm 0.1\%$ , and  $\pm 0.01\%$ . The best settling time is achieved in low closed-loop gain circuits.

Settling time is dependent upon compensation. Under-compensation will result in small phase margin, overshoot or instability. Over-compensation will result in poor settling time. Refer to paragraph 8.3.

Figure 4 shows the recommended compensation to yield the specified settling time. Improved or optimum settling time may be achieved by individually compensating each device in the user's circuit since individual devices vary slightly from one to another as do user's circuits.

**8.5 Slew rate.** Slew rate is primarily an output, large signal parameter. It has virtually no dependence upon the closed-loop gain or the small signal bandwidth. Slew rate is dependent upon compensation and decreasing the compensation capacitor value will increase the available slew rate as shown in the performance curve.

**8.6 Capacitive loads.** The OPA600 will drive large capacitive loads (up to 100pF) when properly compensated and settling times of under 150nsec are achievable. The effect of a capacitive load is to decrease the phase margin of the amplifier which may cause high frequency peaking or oscillations. A solution is to increase the compensation capacitance, somewhat slowing the amplifier's ability to respond. The recommended compensation capacitance value as a function of load capacitance is shown in Figure 7. (Use two capacitors, each with the value indicated.) Alternately, without increasing the OPA600's compensation capacitance, the capacitive load may be buffered by connecting a small resistance, usually 5 $\Omega$  to 50 $\Omega$ , in series with the Output, pin 8.

For very-large capacitive loads, greater than 100pF, it will be necessary to use doublet compensation. Refer to Figure 9 and paragraph 8.12. This places the dominant pole at the input stage. Settling time will be approximately 50% slower; slew rate should increase. Load capacitance should be minimized for optimum high frequency performance.

Because of its large output capability, the OPA600 is particularly well suited for driving loads via coaxial cables. Note that the capacitance of coaxial cable (29pF/foot of length for RG-58) will not load the amplifier when the coaxial cable or transmission line is terminated in its characteristic impedance.





FIGURE 7. Capacitive Load Compensation and Response.

**8.7 Offset voltage adjustment.** The offset voltage of the OPA600 may be adjusted to zero by connecting a 5k $\Omega$  resistor in series with a 10k $\Omega$  linear potentiometer in series with another 5k $\Omega$  resistor between pins 2 and 15, as shown in Figure 3. It is important that one end of each of the two resistors be located very close to pins 2 and 15 to isolate and avoid loading these sensitive terminals. The potentiometer should be a small, noninductive type with the wiper connected to the positive supply. The leads connecting these components should be short, no longer than 0.5-inch, to avoid stray capacitance and stray signal pick-up. If the potentiometer must be located away from the immediate vicinity of the OPA600, extreme care must be observed with the sensitive leads. Locate the two 5k $\Omega$  resistors very close to pins 2 and 15. Never connect +V<sub>CC</sub> directly to pin 2 or 15. Do not attempt to eliminate the 5k $\Omega$  resistors because at extreme rotation, the potentiometer will directly connect +V<sub>CC</sub> to pin 2 or pin 15 and permanent damage will result.

Offset voltage adjustment is optional. The potentiometer and two resistors are omitted when the offset voltage is considered sufficiently low for the particular application. For each microvolt of offset voltage adjusted, the offset voltage temperature sensitivity will change by  $\pm 0.004 \mu\text{V}/^\circ\text{C}$ .

**8.8 Current boost.** External ability to bypass the internal current limiting resistors has been provided in the OPA600. This is referred to as current boost. Current boost enables the OPA600 to deliver large currents into heavy loads ( $\pm 200\text{mA}$  at  $\pm 10\text{V}$ ). To bypass the resistors and activate the current boost, connect pin 7 to -V<sub>CC</sub> at pin 6 with a short lead to minimize lead inductance and connect pin 9 to +V<sub>CC</sub> at pin 12 with a short lead.

**CAUTION** - Activating current boost by bypassing the internal current limiting resistors can permanently damage the OPA600 under fault conditions. See paragraph 8.9.

Not activating current boost is especially useful for initial breadboarding. The 50 $\Omega$  ( $\pm 5\%$ ) current limiting resistor in the collector circuit of each of the output transistors causes the output transistors to saturate; this limits the power dissipation in the output stage in case of a fault. Operating with the current boost not activated may also be desirable with small-signal outputs (i.e.  $\pm 1\text{V}$ ) or when the load current is small.

Each resistor is internally capacitively-bypassed (0.01 $\mu\text{F}$ ,  $\pm 20\%$ ) to allow the amplifier to deliver large pulses of current, such as to charge diode junctions or circuit capacitances and still respond quickly. The length of time that the OPA600 can deliver these current pulses is limited by the RC time constant.

The internal voltage drops, output voltage available, power dissipation, and maximum output current can be determined for the user's application by knowing the load resistance and computing:

$$V_{\text{OUT}} = 14 \left( \frac{R_{\text{LOAD}}}{50 + R_{\text{LOAD}}} \right)$$

This applies for R<sub>LOAD</sub> less than 100 $\Omega$  and the current boost not activated. When R<sub>LOAD</sub> is large, the peak output voltage is typically  $\pm 11\text{V}$ , which is determined by other factors within the OPA600.

**8.9 Short circuit protection.** The OPA600 is short-circuit-protected for momentary short to common (<5sec), typical of those encountered when probing a circuit during experimental breadboarding or troubleshooting. This is true only if pins 7 and 9 are open (current boost not activated). An internal 50 $\Omega$  resistor is in series with the collector of each of the output transistors which under fault conditions will cause the output transistors to saturate and limit the power dissipation in the output stage. Extended application of an output short can damage the amplifier due to excessive power dissipation.


The OPA600 is not short-circuit-protected when the current boost is activated. The large output current capability of the OPA600 will cause excessive power dissipation and permanent damage will result even for momentary shorts to ground. Output shorts to either supply will generally destroy the OPA600 whether the current boost is activated or not.



**8.10 Heat sinking and power dissipation.** The OPA600 is intended as a printed circuit board mounted device and as such, does not require a heat sink. It is specified for ambient temperature operation from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . However, the power dissipation must be kept within safe limits. At extreme temperature and under full load conditions, some form of heat sinking will be necessary. The use of a heat sink, or other heat dissipating means such as proximity to the ground plane, will result in cooler operating temperatures, better temperature performance, and improved reliability.

The thermal model used to describe the OPA600 is more complete than is usual for operational amplifiers. The thermal resistances for the output stages have been separated from the thermal resistance for the balance of the OPA600. For most monolithic op amps and hybrids, thermal properties are usually represented by one thermal resistance,  $\theta_{JC}$ ; and in general, that is fairly accurate because the total power dissipation is low and the heat that is generated is in one area. For packaged power transistors, thermal properties are also accurately represented by one thermal resistance,  $\theta_{JC}$ ; all the power is dissipated in one point source. The OPA600 op amp however, has a large power handling capability and large power dissipations occur in different locations within the amplifier under differing load conditions.

The total power dissipation within the OPA600 is the sum of all the individual sources of dissipation. By making some simplifying assumptions and neglecting second order effects, the dissipations are grouped into three sources - quiescent power, NPN output transistor power, and PNP output transistor power. Using the thermal model shown in Figure 8 and the absolute maximum junction temperature rating (derate the maximum, if desired) and solving the Thevenin equivalent simultaneous equations that result, the user can determine junction, internal substrate, and case temperatures. It will be apparent that the output stages contribute significantly to the thermal rise. Under light loading, the requirements to dissipate the generated heat are much less than the requirements to dissipate heat under full load conditions at a maximum temperature. Using this expanded thermal information allows the user to safely apply the OPA600.



- $T_{JN}$  = Junction temperature of NPN output transistor.
- $T_{JP}$  = Junction temperature of PNP output transistor.
- $T_{JQ}$  = Worst case temperature of any device in the balance of the amplifier.
- $T_C$  = Case temperature.
- $T_A$  = Ambient temperature.
- $\theta_1, \theta_2$  = Thermal resistance, output transistors.
- $\theta_3, \theta_4$  = Thermal resistance, substrate.
- $\theta_5$  = Thermal resistance, substrate attach and package.
- $\theta_6$  = Thermal resistance, case to ambient.
- $P_N$  = Worst case power dissipation in the NPN output transistor.
- $P_P$  = Worst case power dissipation in the PNP output transistor.
- $P_Q$  = Quiescent power dissipation.

FIGURE 8. OPA600 Thermal Model.

Below are two examples of using the thermal model.

1. Find the worst case internal junction temperature rise above ambient.

Conditions:  $P_Q = 1\text{ W}$   
 $P_N = P_P = 0.1\text{ W}$   
 no heatsink


Solution:  $T_{JN} = 80.7P_N + 48.7P_P + 36.7P_Q + T_A$   
 $T_{JN} - T_A = 49.6^\circ\text{C}$   
 as  $P_N = P_P$   $T_{JP} - T_A = 49.6^\circ\text{C}$   
 $T_{JQ} = 49.6P_Q + 36.7P_N + 36.7P_P + T_A$   
 $T_{JQ} - T_A = 57^\circ\text{C}$

Answer:  $57^\circ\text{C}$

2. Find the maximum output stage power dissipation allowed with a maximum case temperature of  $+125^\circ\text{C}$  and not exceeding the maximum junction temperature of  $+175^\circ\text{C}$ .

Conditions:  $P_Q = 1$  Watt  
 $P_N = P_P$

Solution:



$$T_{JN} = P_N 32 + (P_N + P_P)12 + (P_N + P_P) 1.7 + P_Q 1.7 + T_C$$

$$175 = 59.4 P_N + 1.7 + 125$$

$$P_N = 0.813\text{W}$$

Checking  $T_{JQ}$ :  $T_{JQ} = (1) 12.9 + (2 \times 0.813 + 1) 1.7 + 125$   
 $T_{JQ} = 142^\circ\text{C}$  (i.e.  $< 175^\circ\text{C}$ )

Answer:  $0.813\text{W}$  may be dissipated in each output transistor.

It may be necessary to physically connect the OPA600 to the printed circuit board ground plane, attach fins, tabs, etc., to dissipate the generated heat. Because of the wide variety of possibilities, this task is left to the user. For all applications it is recommended that the OPA600 be fully inserted into the printed circuit board and that the pin length be short. Heat will be dissipated through the ground plane and the AC performance will be its best. See paragraphs 8.1 and 8.2

8.11 Testing. For static and low frequency dynamic measurements, the OPA600 may be tested in conventional operational amplifier test circuits, provided proper grounding techniques are observed, excessive lead lengths are avoided, and care is maintained to avoid parasitic oscillations. See the above sections, especially paragraphs 8.1 and 8.2. The circuit in Figure 9 is recommended for low frequency functional testing, incoming inspection, etc. This circuit is less susceptible to stray capacitance, excessive lead length, parasitic tuned circuits, changing capacitive loads, etc. It does not yield optimum settling time. We recommend placing a resistor (approximately  $300\Omega$ ) in series with each piece of test equipment, such as a DVM, to isolate loading effects on the OPA600.

To realize the full performance capabilities of the OPA600, high frequency techniques must be employed and the test fixture must not limit the amplifier. Settling time is the most critical dynamic test and Figure 10 shows a recommended OPA600 settling time test circuit schematic. Good grounding, truly square drive signals, minimum stray coupling, and small physical size are important.

The input pulse generator must have a flat topped, fast settling pulse to measure the true settling time of the amplifier. A circuit that generates a  $\pm 5\text{V}$  flat topped pulse is shown in Figure 11.

Every OPA600 is thoroughly tested prior to shipment assuring the user that all parameters equal or exceed their specifications.




FIGURE 9. Amplifier Circuit for Increased Stability.




FIGURE 10. Settling Time and Slew Rate Test Circuit.




FIGURE 11. Flat Top Pulse Generator.

**8.12 Increased Slew Rate.** The OPA600 slew rate may be increased by using an alternate compensation shown in Figure 9. The slew rate will increase between 700 and 800V/ $\mu sec$  typical with 0.01% settling time increasing to between 175 and 190nsec typical and 0.1% settling time increasing to between 110 and 120nsec typical.

For alternate doublet compensation refer to Figure 9. For a closed-loop gain equal  $-1$ , delete  $C_1$  and  $C_2$  and add a series RC circuit ( $R = 22\Omega$ ,  $C = 0.001\mu F$ ) between pins 14 and 4. Make no connections to pins 11 and 5. Absolutely minimize the capacitance to these pins. If a connector is used for the OPA600, it is recommended that sockets for pins 11 and 5 be removed. For a PC board mount, it is recommended that the PC board holes be overdrilled for pins 11 and 5 and adjacent ground plane copper be removed. Effectively this compensation places the dominant pole at the input stage, allowing the output stage to have no compensation and to slew as fast as possible. Bandwidth and settling time are impaired only slightly. For closed-loop gains other than  $-1$ , different values of  $R$  and  $C$  may be required.



# OPA8780/883B SERIES

## MODEL NUMBERS:

OPA8780VM/MIL\*    OPA8780UM/883B  
OPA8780VM/883B    OPA8780UM  
OPA8780VM

REVISION A  
MAY, 1986

## High Voltage OPERATIONAL AMPLIFIER

### FEATURES

- HIGH OUTPUT SWING,  $\pm 30V$
- LARGE LOAD CURRENT,  $\pm 60mA$
- DIFFICULT TO DAMAGE, automatic thermal shutoff
- REDUCES SOURCE LOADING,  $1006\Omega$  input impedance
- PRESERVES SYSTEM ACCURACY, 106db CMR, 20pA bias current
- FAST SLEWING,  $15V/\mu sec$

### APPLICATIONS

- LARGE SIGNAL DRIVERS
- HIGH POWER AUDIO AMPLIFIER

### DESCRIPTION

The OPA8780 is the first military version integrated circuit operational amplifier that provides high output swings up to  $\pm 30V$ . The monolithic FET input stage has low bias current (20pA) which minimizes the offset voltage caused by the bias current and the large resistance normally associated with high voltage circuits.

The OPA8780 is packaged in a TO-3 package which

will dissipate over 3W of power without a heat sink and 4.5W with a suitable heat sink.


The input stage is protected against overvoltage and the output stage is protected against short-circuits to ground. A special thermal sensing circuit prevents damage to the amplifier by automatically shutting the amplifier down when too much power is being dissipated.

# DETAILED SPECIFICATION MICROCIRCUITS, LINEAR OPERATIONAL AMPLIFIER MONOLITHIC, SILICON

## 1. SCOPE

1.1 Scope. This specification covers the detail requirements for a very-high accuracy, operational amplifier.

1.2 Part number. The complete part number is as shown below.



1.2.1 Device type. The device is a single operational amplifier. Two electrical performance grades are provided: the V grade ( $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ) and U grade ( $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ). The electrical performance characteristics are shown in Table I.

1.2.2 Device class. The device class is similar to the class B product assurance level as defined in MIL-M-38510. The Hi-Rel product designator portion of the part number distinguishes the product assurance levels available as follows:

Hi-Rel Product Designator	Requirements
/883B	Standard model plus 100% MIL-STD-883 class B screening, with 10% PDA, plus quality conformance inspection (QCI) consisting of Groups A and B performed on each inspection lot, plus Groups C and D performed as required by MIL-STD-883. fter.
(none)	Standard model including 100% electrical testing.

1.2.3 Case outline. The case outline is an 8-pin TO-3 package. Figure 1 depicts the case outline for the package.

1.2.4 Absolute maximum ratings.

Supply voltage range	$\pm 35\text{VDC}$
Input voltage range	$[\pm(V_{CC})-5]$
Internal power dissipation	4.5W with heat sink
Case storage temperature range	$-55^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Lead temperature (soldering, 60 sec.)	$300^{\circ}\text{C}$

1.2.5 Recommended operating conditions.

Supply voltage range	$\pm 15\text{VDC}$ to $\pm 35\text{VDC}$
Case temperature range	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$

1.2.6 Power and thermal characteristics.

Package	Case outline	Maximum allowable power dissipation	Maximum $\theta J-C$
8-lead CAN	Figure 1	4.5W with heat sink at $T_c + 25^{\circ}\text{C}$	$10^{\circ}\text{C/W}$ with heat sink

## 2. APPLICABLE DOCUMENTS

2.1 The following documents form a part of this specification to the extent specified herein.

### SPECIFICATION

#### MILITARY

MIL-M-38510—Microcircuits, general specification for.

### STANDARD

#### MILITARY

MIL-STD-883—Test methods and procedures for microcircuits.

## 3. REQUIREMENTS


3.1 General. Burr-Brown uses production and test facilities and a quality and reliability assurance program adequate to assure successful compliance with this specification.

3.1.1 Detail specifications. The individual item requirements are specified herein. In the event of conflicting requirements the order of precedence will be the purchase order, this specification, and then the reference documents.

3.1.2 Country of manufacture. These microcircuits are manufactured, assembled, and tested within the United States of America.

3.2 Design, construction, and physical dimensions.

3.2.1 Package, metals, and other materials. The packages, metal surfaces, and other materials are in accordance with MIL-M-38510.



NOTE:  
Leads in true position within .010"  
(.25mm) R @ MMC at seating plane.

Pin numbers shown for reference only.  
Numbers may not be marked on package.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.510	1.550	38.35	39.37
B	.745	.770	18.92	19.56
C	.260	.340	6.60	8.64
D	.038	.042	0.97	1.07
E	.080	.105	2.03	2.67
F	40° BASIC		40° BASIC	
G	.500 BASIC		12.7 BASIC	
H	1.186 BASIC		30.12 BASIC	
J	.593 BASIC		15.06 BASIC	
K	.400	.500	10.16	12.70
Q	.151	.161	3.84	4.09
R	.980	1.020	24.89	25.91

FIGURE 1. Case Outline (TO-3) Package Configuration.

3.2.2 Design documentation. The design documentation is in accordance with MIL-M-38510.

3.2.3 Internal conductors and internal lead wires. The internal conductors and internal lead wires are in accordance with MIL-M-38510.

3.2.4 Lead material and finish. The lead material and finish is in accordance with MIL-M-38510 and is solderable per MIL-STD-883, method 2003.

3.2.5 Die thickness. The die thickness is in accordance with MIL-M-38510.

3.2.6 Physical dimensions. The physical dimensions are in accordance with paragraph 1.2.3 herein.

3.2.7 Circuit diagram and terminal connections. The circuit diagram and terminal connections for the TO-3 package are shown in Figure 2.

3.2.8 Glassivation. The microcircuit die are glassivated.

3.2.9 Schematics circuit. A simplified schematic circuit is shown in Figure 3.




FIGURE 2. Connection Diagram.




FIGURE 3. Simplified Schematic.

3.3 Electrical performance characteristics. The electrical performance characteristics are specified in Table I and apply over the full operating ambient temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  unless otherwise specified.

3.3.1 Additional electrical performance characteristics. Additional electrical performance curves are shown in paragraph 7.

3.3.2 Offset null. The amplifier is capable of being nulled to zero offset voltage using the circuit in Figure 2. If nulling is unnecessary delete the potentiometer and make no connections.

**TABLE I. Electrical Performance Characteristics.**  
 All characteristics from  $-55^{\circ}\text{C} \leq T_c \leq +125^{\circ}\text{C}$ ,  $\pm V_{cc} = 35\text{VDC}$  unless otherwise noted.

CHARACTERISTICS	CONDITIONS	OPA8780VM/883B OPA8780VM			OPA8780UM/883B OPA8780UM			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>POWER SUPPLY</b>								
Voltage $\pm V_{cc}$		$\pm 15$		$\pm 35$	*		*	V
Quiescent Current	$T_c = +25^{\circ}\text{C}$			$\pm 10$			*	mA
<b>RATED OUTPUT</b>								
Voltage ( $V_o$ )	$T_c = +25^{\circ}\text{C}$	$\pm 10$		$\pm 30$	*		*	V
Current	$T_c = +25^{\circ}\text{C}$	$\pm 60$			*		*	mA
Current, Short Circuit		$\pm 70$		$\pm 200$	*		*	mA
Load Capacitance				10			*	nF
<b>OPEN LOOP GAIN</b>								
No Load, DC			106			*		dB
Rated Load, DC	$T_c = +25^{\circ}\text{C}$	90			*			dB
<b>FREQUENCY RESPONSE</b>								
Unity Gain Bandwidth	Small Signal	5			*			MHz
Full Power Bandwidth			100			*		kHz
Slew Rate	$T_c = +25^{\circ}\text{C}$	15	20		*	*		V/ $\mu\text{sec}$
	$T_c = -25^{\circ}\text{C}$	10	12		*	*		V/ $\mu\text{sec}$
	$T_c = -55^{\circ}\text{C}$	9	12		*	*		V/ $\mu\text{sec}$
	$T_c = +85^{\circ}\text{C}$	10	12		*	*		V/ $\mu\text{sec}$
	$T_c = +125^{\circ}\text{C}$	4	6		*	*		V/ $\mu\text{sec}$
Settling Time	0.1%		12			*		$\mu\text{sec}$
<b>INPUT OFFSET VOLTAGE</b>								
Initial	$T_c = +25^{\circ}\text{C}$		$\pm 1$	$\pm 10$			*	mV
	$T_c = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$			$\pm 15$			*	mV
	$T_c = -25^{\circ}\text{C}$ to $+85^{\circ}\text{C}$			$\pm 15$			*	mV
Drift vs Temperature				30			50	$\mu\text{V}/^{\circ}\text{C}$
Drift vs Supply Voltage			100			*		$\mu\text{V}/\text{V}$
Drift vs Time			100			*		$\mu\text{V}/\text{mo}$
<b>INPUT BIAS CURRENT</b>								
Initial	$T_c = +25^{\circ}\text{C}$		$\pm 20$	$\pm 50$			*	pA
Drift vs Temperature			Doubles every $10^{\circ}\text{C}$			*		pA/V
Drift vs Supply Voltage			0.5			*		pA/V
<b>INPUT OFFSET CURRENT</b>								
Initial	$T_c = +25^{\circ}\text{C}$		$\pm 20$			*		pA
Drift vs Temperature			Doubles every $10^{\circ}\text{C}$			*		pA/V
Drift vs Supply Voltage			0.5			*		pA/V
<b>INPUT IMPEDANCE</b>								
Differential			100			*		G $\Omega$
Common Mode			100			*		G $\Omega$
<b>INPUT NOISE</b>								
Voltage	0.01Hz to 10Hz p-p		5			*		$\mu\text{V}$
	10Hz to 1000Hz rms		1			*		$\mu\text{V}$
Current	0.1Hz to 10Hz p-p		1			*		pA
<b>INPUT VOLTAGE RANGE</b>								
Max Safe Differential Voltage			$+V_{cc} +  -V_{cc} $			*		V
Max Safe Common-Mode Voltage			$+V_{cc}$ to $-V_{cc}$			*		V
Common-Mode Voltage, Linear Operation			$\pm( V_{cc}  - 8)$			*		V
Common-Mode Rejection			86			*		dB
<b>TEMPERATURE RANGE [CASE]</b>								
Operating		-55		+125	*		*	$^{\circ}\text{C}$
Storage		-55		+150	*		*	$^{\circ}\text{C}$
Specification		-55		+125	-25		+85	$^{\circ}\text{C}$



**TABLE II. Electrical Test Requirements.**  
(The individual tests within the subgroups appear in Table III).

MIL-STD-883 TEST REQUIREMENTS (Hybrid Class)	OPA8780VM/883B OPA8780VM	OPA8780UM/883B OPA8780UM
Interim electrical parameters (preburn-in) (method 5008)	1	1
Final electrical test parameters (method 5008)	1*, 2, 3, 4, 5, 6	1, 2, 2U, 3, 3U, 4, 5, 5U, 6, 6U
Group A test requirements (method 5008)	1, 2, 3, 4, 5, 6	1, 2, 2U, 3, 3U, 4, 5, 5U, 6, 6U
Group C end point electrical parameters (method 5008)	1	1

\*PDA applies to subgroup 1 (see 4.3.c)

**TABLE III. Group A Inspection.**


SUBGROUP	PARAMETERS	CONDITIONS	LIMITS				UNITS
			OPA8780VM/883B OPA8780VM		OPA8780UM/883B OPA8780UM		
			MIN	MAX	MIN	MAX	
1	Initial Input Offset Voltage	$T_c = +25^\circ\text{C}$		$\pm 10$		*	mV
	Quiescent Current	$T_c = +25^\circ\text{C}$		$\pm 10$		*	mA
	Initial Bias Current	$T_c = +25^\circ\text{C}$		$\pm 50$		*	µA
	Open-Loop Gain	$T_c = +25^\circ\text{C}, R_L = 500\Omega$	90		*		dB
	Short-Circuit Current	$T_c = +25^\circ\text{C}, R_{sc} = 10\Omega$	$\pm 70$	$\pm 200$	*	*	mA
2	Input Offset Voltage	$T_c = +125^\circ\text{C}$		$\pm 15$			mV
2U	Input Offset Voltage	$T_c = +85^\circ\text{C}$		$\pm 15$		*	mV
3	Input Offset Voltage	$T_c = -55^\circ\text{C}$		$\pm 15$			mV
3U	Input Offset Voltage	$T_c = -25^\circ\text{C}$		$\pm 15$		*	mV
4	Slew Rate	$T_c = +25^\circ\text{C}, R_L = 500\Omega$	15		*		V/µsec
5	Slew Rate	$T_c = +125^\circ\text{C}, R_L = 500\Omega$	4				V/µsec
5U	Slew Rate	$T_c = +85^\circ\text{C}, R_L = 500\Omega$	10		*		V/µsec
6	Slew Rate	$T_c = -55^\circ\text{C}, R_L = 500\Omega$	9				V/µsec
6U	Slew Rate	$T_c = -25^\circ\text{C}, R_L = 500\Omega$	10		*		V/µsec

\*Specification is the same as for the V grade.

**3.3.3 Frequency compensation.** No frequency compensation is required. The amplifier is free of oscillation when operated in any gain and when operated in any test condition specified herein.

**3.4 Electrical tests.** Electrical tests are shown in Table II. The subgroups of Table III, which constitute the minimum electrical tests for screening, qualification, and quality conformance, are shown in Table II.

**3.5 Marking.** Marking is in accordance with MIL-M-38510. The following marking is placed on each microcircuit as a minimum.

- Part number (see paragraph 1.2)
- Inspection lot identification code  $\frac{1}{J}$
- Manufacturer's identification ()
- Manufacturer's designating symbol (CEBS)
- Country of origin

**3.6 Workmanship.** These microcircuits are manufactured, processed, and tested in a workmanlike manner. Workmanship is in accordance with good engineering practices, workmanlike instructions, inspection and test procedures, and training, prepared in fulfillment of Burr-Brown's product assurance program.

$\frac{1}{J}$  A 4-digit date code, indicating year and week of seal, and a 4- or 5-digit lot identifier is marked on each unit.

3.6.1 Rework provisions. Rework provisions, including rebonding for the /883B product designation, are in accordance with MIL-M-38510.

3.7 Traceability. Traceability for the /MIL product designation is in accordance with MIL-M-38510. Each microcircuit is traceable to the production lot and to the component vendor's component lot.

3.8 Product and process change. Burr-Brown will not implement any major change to the design, materials, construction, or manufacturing process which may affect the performance, quality or interchangeability of the microcircuit without full or partial requalification.

3.9 Screening. Screening for /883B Hi-Rel product designation is in accordance with MIL-STD-883, method 5008, class B, except as modified in paragraph 4.3 herein.

Screening for the standard model includes QC4118 internal visual inspection, stabilization bake, fine leak, gross leak, burn-in (72 hours performed preseat), constant acceleration (condition A), temperature cycle (condition C), and external visual per MIL-STD-883, method 2009.

For the /883B product designation, all microcircuits will have passed the screening requirements prior to qualification or quality conformance inspection.

3.10 Qualification. Qualification is not required. See paragraph 4.2 herein.

3.11 Quality conformance inspection. Quality conformance inspection, for the /883B product designation, is in accordance with MIL-M-38510, except as modified in paragraph 4.4 herein. The microcircuit inspection lot will have passed quality conformance inspection prior to microcircuit delivery.

#### 4. PRODUCT ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures are in accordance with MIL-M-38510 and MIL-STD-883, method 5008, except as modified herein.

4.2 Qualification. Qualification is not required unless specifically required by contract or purchase order. When so required, qualification will be in accordance with the inspection routine of MIL-M-38510, paragraph 4.4.2. The inspections to be performed are those specified herein for groups A, B, C and D inspections (see paragraphs 4.4.1, 4.4.2, 4.4.3, and 4.4.4).

Burr-Brown has performed and successfully completed qualification inspection as described above. The most recent report is available from Burr-Brown.

4.3 Screening. Screening for the /883B Hi-Rel product designation is in accordance with MIL-STD-883B, method 5008, class B, and is conducted on all devices. The following criteria apply:

- a. Interim and final test parameters are specified in Table II.
- b. Burn-in test (MIL-STD-883, method 1015) conditions:
  - (1) Test condition B
  - (2) Test circuit is Figure 4 herein
  - (3)  $T_A = +125^\circ\text{C}$  minimum
  - (4) Test duration is 160 hours minimum
- c. Percent defective allowable (PDA). The PDA, for /883B product designation only, is 10 percent and includes both parametric and catastrophic failures. It is based on failures from group A, subgroup I test, after cool-down as final electrical test in accordance with MIL-STD-883, method 5008, and with no intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from preburn-in screening failures may be excluded from the PDA. If interim electrical parameter tests are omitted, all screening failures shall be included in the PDA. The verified failures of group A, subgroup I, after burn-in are used to determine the percent defective for each manufacturing lot, and the lot is accepted or rejected based on the PDA.
- d. External visual inspection need not include measurement of case and lead dimensions.

4.4 Quality conformance inspection. Groups A and B inspections of MIL-STD-883, method 5008, are performed on each inspection lot. Groups C and D inspections of MIL-STD-883, method 5008, are performed as required by MIL-STD-883.

A report of the most recent groups C and D inspections is available from Burr-Brown.  
recent groups C and D inspections is available from Burr-Brown.

4.4.1 Group A inspection. Group A inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, and as specified in Table II herein.

4.4.2 Group B inspection. Group B inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, class B.




FIGURE 4. Burn-In Circuit.

4.4.3 **Group C inspection.** Group C inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, class B, and as follows:

a. Operating life test (MIL-STD-883, method 1005) conditions:

- (1) Test condition B
- (2) Test circuit is Figure 4 herein
- (3)  $T_A = +125^\circ\text{C}$  minimum
- (4) Test duration is 1000 hours minimum

b. End point electrical parameters are specified in Table II herein.

4.4.4 **Group D inspection.** Group D inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008.

4.4.5 **Inspection of packaging.** Inspection of packaging shall be in accordance with MIL-M-38510.

4.5 **Methods of examination and test.** Methods of examination and test are specified in the appropriate tables. Electrical test circuits are as prescribed herein or in the referenced test methods of MIL-STD-883.

4.5.1 **Voltage and current.** All voltage values given, except the input offset voltage (or differential voltage), are referenced to the external zero reference level of the supply voltage. Currents given are conventional current and positive when flowing into the referenced terminal.

4.6 **Inspection of preparation for delivery.** Inspection of preparation for delivery is in accordance with MIL-M-38510, except that the rough handling test does not apply.

## 5. PACKAGING

5.1 **Packaging requirements.** The requirements for packaging shall be in accordance with MIL-M-38510.

## 6. NOTES

6.1 **Notes.** The notes specified in MIL-M-38510 are applicable to this specification.

6.2 **Intended use.** Microcircuits conforming to this specification are intended for use in applications where the use of screened parts is required or desirable.

6.3 **Ordering data.** The contract or purchase order should specify the following:













- a. Complete part number (see paragraph 1.2).
- b. Requirement for certificate of compliance, if desired.

6.4. **Microcircuits group assignment.** These microcircuits are assigned to Technology Group I as defined in MIL-M-38510, Appendix E.

6.5 **Electrostatic sensitivity.** CAUTION—these microcircuits may be damaged by electrostatic discharge. Precautions should be observed at all times.

## 7. ELECTRICAL PERFORMANCE CURVES

$T_{CASE} = +25^{\circ}\text{C}$  and  $\pm V_{CC}$  max unless otherwise noted.



## 8. APPLICATION INFORMATION

8.1 Offset voltage adjustment. If offset adjustment is necessary this may be done as indicated in Figure 2, by adding a 100k $\Omega$  potentiometer between pins 3 and 4 with the center tap connected to +V<sub>CC</sub>.

8.2 Case connection. The case is electrically isolated. It is recommended that the case be grounded during use.

8.3 Single supply operation. It may be desirable in some applications to operate the amplifiers from a single supply. The circuit in Figure 5 illustrates a typical application.

Note that there are restrictions on the input and output voltages ( $e_i$  and  $e_o$ ) which are necessary in order to keep the amplifier circuits operating in a linear manner.

It should also be noted that the OPA8780 is short-circuit limited, thermally protected, and protected from short circuits to ground.




FIGURE 5. Operation From a Single Supply.



# OPA8785/883B SERIES

OPA8785VM/883B  
OPA8785VM

OPA8785UM/883B  
OPA8785UM

ADVANCE INFORMATION  
Subject to Change  
Revision B, May 1986

## High Current, High Power Military OPERATIONAL AMPLIFIER

### FEATURES

- WIDE SUPPLY RANGE,  $\pm 10V$  to  $\pm 40V$
- HIGH OUTPUT CURRENT,  $\pm 10A$  Peak
- HIGH OUTPUT POWER, 260W Peak
- LOW DC THERMAL IMPEDANCE:  $2.2^{\circ}C/W$
- MIL-STD-883 SCREENING

### DESCRIPTION

The OPA8785 is a high power operational amplifier. Its high current output stage delivers  $\pm 10A$ , yet the amplifier is unity-gain stable and it can be used in any operational amplifier configuration. The 260W peak output capability allows the OPA8785 to drive loads (such as motors) with a greater safety margin.

Safe operating area is fully specified and output current limiting is provided to protect both the amplifier and the load from excessive current.

This hybrid IC is housed in an 8-pin hermetic TO-3 package. The electrically-isolated package allows direct mounting to chassis or heat sink without an insulating washer or spacer which would increase thermal resistance.

Two electrical performance grades are available. The premium grade operates from  $-55^{\circ}C$  to  $+125^{\circ}C$  and is designed for military, aerospace, and demanding industrial applications. The U grade has specifications for operation from  $-25^{\circ}C$  to  $+85^{\circ}C$  and from  $-55^{\circ}C$  to  $+125^{\circ}C$ . Applications include test equip-

ment, shipboard, and ground support equipment where operation is normally between  $-25^{\circ}C$  and  $+85^{\circ}C$  and full temperature range operation must be assured.

The OPA8785/883B Series is manufactured on a Hi-Rel manufacturing line with clean room conditions which meet the requirements of MIL-STD-883.


Two product assurance levels are available: Standard and /883B. The Standard product assurance level offers Hi-Rel manufacturing where many MIL-STD-883 screens are performed routinely. The /883B product assurance level, /883B suffix, offers Hi-Rel manufacturing, 100% screening per MIL-STD-883 method 5008 and 10% PDA. Quality assurance further processes /883B devices, by performing group A and B inspections on each inspection log and groups C and D inspections as required by MIL-STD-883. A report containing the most recent group A, B, C, and D tests is available for a nominal charge.

# DETAILED SPECIFICATION MICROCIRCUITS, LINEAR HIGH CURRENT-HIGH POWER OPERATIONAL AMPLIFIER HYBRID, SILICON

## 1. SCOPE

1.1 Scope. This specification covers the detail requirements for a high current-high power operational amplifier.

1.2 Part Number. The complete part number is as shown below.




1.2.1 Device type. The device is a single operational amplifier. Two electrical performance grades are provided. The V grade offers performance specifications over the MIL temperature range ( $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ) and the U grade which is specified over the industrial temperature range ( $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ). Electrical specifications are shown in Table I and electrical tests are shown in Tables II and III.

1.2.2 Device class. The device class is similar to the class B product assurance level as defined in MIL-M-38510. The Hi-Rel product designator portion of the part number distinguishes the product assurance levels available as follows:

Hi-Rel Product Designator	Requirements
------------------------------	--------------

/883B	Standard model plus 100% MIL-STD-883 class B screening, with 10% PDA, plus quality conformance inspection (QCI) consisting of Groups A and B performed on each inspection lot, plus Groups C and D performed as required by MIL-STD-883.
(none)	Standard model including 100% electrical testing.

1.2.3 Case Outline. The case outline is an 8-pin TO-3 package and is depicted in Figure 1.



NOTE: Leads in true position within .010" (25mm) R at MMC at seating plane.

Pin numbers shown for reference only.

Numbers may not be marked on package.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.510	1.550	38.35	39.37
B	.745	.770	18.92	19.56
C	.260	.340	6.60	8.64
D	.038	.042	0.97	1.07
E	.080	.105	2.03	2.67
F	40° BASIC		40° BASIC	
G	.500 BASIC		12.7 BASIC	
H	1.186 BASIC		30.12 BASIC	
J	.593 BASIC		15.06 BASIC	
K	.400	.500	10.16	12.70
Q	.151	.161	3.84	4.09
R	.980	1.020	24.89	25.91

FIGURE 1. Case Outline (TO-3) Package Configuration.

1.2.4 Absolute maximum ratings.

Supply voltage $V_{cc}$	$\pm 40$ VDC
Differential input voltage	$\pm V_{cc} - 4$
DC internal power dissipation	80W $\downarrow$
AC Internal power dissipation (10kHz, 50% duty cycle)	160W $\downarrow$
Output short circuit duration	Continuous to ground
Storage temperature range	$-65^{\circ}\text{C}$ to $+165^{\circ}\text{C}$
Lead temperature (soldering, 60sec)	$300^{\circ}\text{C}$
Junction temperature	$T_j = 200^{\circ}\text{C}$
Common-mode input voltage	$\pm V_{cc}$

1.2.5 Recommended operating conditions.

Supply voltage range	$\pm 28$ or $\pm 34$ VDC (see Table I)
Ambient temperature range	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$

1.2.6 Power and thermal characteristics.

<u>Package</u>	<u>Case outline</u>	<u>Maximum allowable power dissipation</u>	<u>Maximum <math>\theta_{J-C}</math></u>
8-lead TO-3	Figure 1	80W with heat sink	$2.2^{\circ}\text{C/W}$ with heat sink

2. APPLICABLE DOCUMENTS

2.1 The following documents form a part of this specification to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510—Microcircuits, general specification for.

STANDARD

MILITARY

MIL-STD-883—Test methods and procedures for microcircuits.

3. REQUIREMENTS

3.1 General. Burr-Brown uses production and test facilities and a quality and reliability assurance program adequate to assure successful compliance with this specification.

3.1.1 Detail specifications. The individual item requirements are specified herein. In the event of conflicting requirements the order of precedence will be the purchase order, this specification, and then the reference documents.

3.2 Design, construction, and physical dimensions.

3.2.1 Package, metals, and other materials. The packages, metal surfaces, and other materials are in accordance with MIL-M-38510.

3.2.2 Design documentation. The design documentation is in accordance with MIL-M-38510.

3.2.3 Internal conductors and internal lead wires. The internal conductors and internal lead wires are in accordance with MIL-M-38510.

3.2.4 Lead material and finish. The lead material and finish is in accordance with MIL-M-38510 and is solderable per MIL-STD-883, method 2003.

3.2.5 Die thickness. The die thickness is in accordance with MIL-M-38510.

3.2.6 Physical dimensions. The physical dimensions are in accordance with paragraph 1.2.3 herein.

3.2.7 Circuit diagram and terminal connections. The circuit diagram and terminal connections are shown in Figure 2.

3.2.8 Glassivation. The microcircuit dice are glassivated.

3.3 Electrical performance characteristics. The electrical performance characteristics are specified in Table I and apply over the full operating ambient temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  unless otherwise specified.

$\downarrow$   $T_A \leq +25^{\circ}\text{C}$






FIGURE 2. Circuit Diagram and Terminal Connections.

TABLE 1. Electrical Performance Characteristics.

All characteristics at  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ,  $\pm V_{CC} = \pm 34\text{VDC}$  unless otherwise specified.

CHARACTERISTICS	SYMBOL	CONDITIONS	OPA8785VM/883B OPA8785VM			OPA8785UM/883B OPA8785UM			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
<b>RATED OUTPUT</b> 1/ 2/ Output Current, Continuous 3/ Output Voltage 3/	$I_o$ $V_o$	$R_L = 2.6\Omega$ $I_o = 10\text{A peak}$	$\pm 10$ $\pm 30$			$\pm 10$ $\pm 30$			A V
<b>DYNAMIC RESPONSE</b> Bandwidth	BW	Unity Gain—Small Signal $T_A = +25^{\circ}\text{C}$ Full Power $V_o = 40\text{V p-p}$ , $R_L = 8\Omega$ , $T_A = +25^{\circ}\text{C}$		1			*		MHz kHz
Slew Rate	SR	$R_L = 6.5\Omega$	10 1.5			*	*		V/ $\mu\text{sec}$
<b>INPUT OFFSET VOLTAGE</b> Initial Offset Tempco	$V_{io}$ $DV_{io}$	$T_A = +25^{\circ}\text{C}$ $[V_{io}(T_A) - V_{io}(+25^{\circ}\text{C})] \div \Delta T$ $-55 \leq T_A \leq +125^{\circ}\text{C}$ $-25 \leq T_A \leq +85^{\circ}\text{C}$			$\pm 5$			$\pm 10$	mV $\mu\text{V}/^{\circ}\text{C}$
Vs Supply Voltage	PSRR	$V_{CC} = \pm 10$ , $V_{CC} = \pm 40$	-100		+100	*		*	$\mu\text{V}/\text{V}$
<b>INPUT BIAS CURRENT</b> Initial Tempco	$I_{ib}$ $I_{ib}$	$T_A = +25^{\circ}\text{C}$ $-55 \leq T_A \leq +125^{\circ}\text{C}$ $-25 \leq T_A \leq +85^{\circ}\text{C}$			+20 +35			+40 +60 +50	nA nA nA
Vs Supply				$\pm 0.02$			$\pm 0.02$		nA/V
<b>INPUT DIFFERENCE CURRENT</b> Initial Tempco	$I_{io}$ $I_{io}$	$T_A = +25^{\circ}\text{C}$ $-55 \leq T_A \leq +125^{\circ}\text{C}$ $-25 \leq T_A \leq +85^{\circ}\text{C}$			$\pm 3$ $\pm 7$			$\pm 10$ $\pm 20$ $\pm 15$	nA nA nA
<b>OPEN LOOP GAIN, DC</b>	$A_{vs}$	$R_L = 10\text{k}\Omega$	98			94			dB
<b>INPUT IMPEDANCE</b>	$Z_{id}$ $Z_{icm}$			10 250			*	*	M $\Omega$ M $\Omega$

TABLE I. Electrical Performance Characteristics (continued).

CHARACTERISTICS	SYMBOL	CONDITIONS	OPA8785VM/883B OPA8785VM			OPA8785UM/883B OPA8785UM			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT NOISE</b> Voltage Noise	$e_n$	$f_n = 0.3\text{Hz to }10\text{kHz}$		3			*		$\mu\text{V, p-p}$
Current Noise	$i_n$	$f_n = 10\text{Hz to }10\text{kHz}$ $f_n = 0.3\text{Hz to }10\text{kHz}$ $f_n = 10\text{Hz to }10\text{kHz}$		5 20 4.5			*		$\mu\text{V, rms}$ $\mu\text{A, p-p}$ $\mu\text{A, rms}$
<b>INPUT VOLTAGE RANGE</b> Common-Mode Common-Mode Rejection	$V_{ICM}$ CMRR	Linear Operation $F = \text{DC, } V_{ICM} = \pm 22\text{V}$ $F = \text{DC, } V_{ICM} = 22\text{V, } T_A = 25^\circ\text{C}$	$\pm( V_{CC}  - 6)$ 76 80			*			V dB dB
<b>POWER SUPPLY</b> Rated Voltage Operating Voltage Range Current, Quiescent	$V_{CC}$ $I_O$		$\pm 10$	$\pm 34$	$\pm 40$ $\pm 10$	*	*	*	V V mA
<b>TEMPERATURE RANGE</b> Specification Storage			-55 -65		+125 +150	-25 *		+85 *	$^\circ\text{C}$ $^\circ\text{C}$

\*Specification same as OPA8785 "V" grade.

NOTES:

- 1/ Package must be derated based on a junction-to-case thermal resistance of 2.2°C/W or a junction-to-ambient thermal resistance of 30°C/W.
- 2/ Safe Operating Area and Power Derating Curves must be observed.
- 3/ With  $\pm R_{SC} = 0$ . Peak output current is typically greater than 10A if duty cycle and pulse width limitations are observed. Output current greater than 10A is not guaranteed.

3.4 Electrical test requirements. Electrical test requirements are shown in Table II. The subgroups of Table III which constitute the minimum electrical test requirements for screening, qualification, and quality conformance, are specified in Table II.

TABLE II. Electrical Test Requirements.

MIL-STD-883 REQUIREMENTS (Hybrid Class)	MODELS			
	OPA8785VM/883B	OPA8785VM	OPA8785UM/883B	OPA8785UM
Interim electrical parameters (preburn-in) (method 5008)	1	1	1	1
Final electrical test parameters (method 5008)	1*, 2, 3, 4, 5, 6, 7	1, 2, 3, 4, 5, 6, 7	1, 2, 3, 4, 5, 6, 7	1, 2, 3, 4, 5, 6, 7
Group A test requirements (method 5008)	1, 2, 3, 4, 5, 6, 7	—	1, 2, 3, 4, 5, 6, 7	—
Group C end point electrical parameters (method 5008)	1	—	1	—

\*PDA applies to subgroup 1 for /883B Hi-Rel designator (see 4.3c).


TABLE III. Group A Inspection.

SUBGROUP	SYMBOL	MIL-STD-883 METHOD OR EQUIVALENT	CONDITIONS $\pm V_{CC} = \pm 34\text{VDC}$ unless otherwise specified	LIMITS				UNITS
				OPA8785VM/883B OPA8785VM		OPA8785UM/883B OPA8785UM		
				MIN	MAX	MIN	MAX	
1 $T_A = +25^\circ\text{C}$	$V_{IO}$	4001		-5	+5	-10	+10	mV
	$I_{IB+}$	4001		-20	+20	-40	+40	nA
	$I_{IB-}$	4001		-20	+20	-40	+40	nA
	$I_{IO}$	4001		-3	+3	-10	+10	nA
	+PSRR	4003	$-V_{CC} = -34, +V_{CC} = +10 \text{ to } +40\text{VDC}$	-100	+100	-100	+100	$\mu\text{V/V}$
	-PSRR	4003	$+V_{CC} = +34\text{VDC, } -V_{CC} = -10 \text{ to } -40\text{VDC}$	-100	+100	-100	+100	$\mu\text{V/V}$
	CMRR	4003	$V_{CM} = \pm 22\text{V, } F = \text{DC}$	80		70		dB
	$I_{CC+}$	4005	$V_{CM} = 0, \text{ no load condition}$		+10		+10	mA
	$I_{CC-}$	4005	$V_{CM} = 0, \text{ no load condition}$	-10		-10		mA

TABLE III. Group A Inspection (continued).

SUBGROUP	SYMBOL	MIL-STD-883 METHOD OR EQUIVALENT	CONDITIONS $\pm V_{CC} = \pm 34VDC$ unless otherwise specified	LIMITS				UNITS
				OPA8785VM/883B OPA8785VM		OPA8785UM/883B OPA8785UM		
				MIN	MAX	MIN	MAX	
2 $T_A = +125^\circ C$	$DV_{IO}$	4001	$[V_{IO} (+125^\circ C) - V_{IO} (+25^\circ C)] \div 100$  $-V_{CC} = -34VDC, +V_{CC} = 10 \text{ to } 40VDC$ $+V_{CC} = +34VDC, -V_{CC} = -10 \text{ to } -40VDC$ $V_{CM} = \pm 22V, F = DC$ $V_{CM} = 0, \text{ no load condition}$ $V_{CM} = 0, \text{ no load condition}$	-40	+40	-65	+65	$\mu V/^\circ C$
	$I_{IB+}$	4001		-35	+35	-60	+60	nA
	$I_{IB-}$	4001		-35	+35	-60	+60	nA
	$I_{IO}$	4001		-7	+7	-20	+20	nA
	+PSRR	4003		-100	+100	-100	+100	$\mu V/V$
	-PSRR	4003		-100	+100	-100	+100	$\mu V/V$
	CMRR	4003		76		70		dB
	$I_{CC+}$	4005			+10		+10	mA
$I_{CC-}$	4005		-10		-10	mA		
3 $T_A = -55^\circ C$	$DV_{IO}$	4001	$[V_{IO} (+25^\circ C) - V_{IO} (-55^\circ C)] \div 80$  $-V_{CC} = -34VDC, +V_{CC} = -10 \text{ to } +40VDC$ $+V_{CC} = +34VDC, -V_{CC} = -10 \text{ to } -40VDC$ $V_{CM} = \pm 22V, F = DC$ $V_{CM} = 0, \text{ no load condition}$ $V_{CM} = 0, \text{ no load condition}$	-40	+40	-65	+65	$\mu V/^\circ C$
	$I_{IB+}$	4001		-35	+35	-60	+60	nA
	$I_{IB-}$	4001		-35	+35	-60	+60	nA
	$I_{IO}$	4001		-7	+7	-20	+20	nA
	+PSRR	4003		-100	+100	-100	+100	$\mu V/V$
	-PSRR	4003		-100	+100	-100	+100	$\mu V/V$
	CMRR	4003		76		70		dB
	$I_{CC+}$	4005			+10		+10	mA
$I_{CC-}$	4005		-10		-10	mA		
4 $T_A = +25^\circ C$	$V_{OP}$	4004	$I_O = 10A \text{ peak, } 10kHz \text{ sine wave, } 1sec \text{ duration}$ $R_L = 2.6\Omega, 10kHz \text{ sine wave, } 1sec \text{ duration}$ $R_L = 10k\Omega$	-30	+30	-30	+30	V
	$I_{OP}$	4004		-10	+10	-10	+10	A
	$A_{VS}$	4004		98		94		dB
5 $T_A = +125^\circ C$	$V_{OP}$	4004	$R_L = 10k\Omega$ $R_L = 10k\Omega$	-30	+30	-30	+30	V
	$A_{VS}$	4004		98		94		dB
6 $T_A = -55^\circ C$	$V_{OP}$	4004	$R_L = 10k\Omega$ $R_L = 10k\Omega$	-30	+30	-30	+30	V
	$A_{VS}$	4004		98		94		dB
7 $T_A = +25^\circ C$	SR	4002	$R_L = 6.5\Omega$	1.5		1.5		$V/\mu sec$

3.5 Marking. Marking is in accordance with MIL-M-38510. The following marking is placed on each microcircuit as a minimum:

- a. Part number (see paragraph 1.2)
- b. Inspection lot identification code <sup>1/</sup>
- c. Manufacturer's identification (  )
- d. Manufacturer's designating symbol (CEBS)
- e. Country of origin
- f. Electrostatic sensitivity identifier ( $\Delta$ )

3.6 Workmanship. These microcircuits are manufactured, processed, and tested in a workmanlike manner. Workmanship is in accordance with good engineering practices, workmanlike instructions, inspection and test procedures and training, prepared in fulfillment of Burr-Brown's product assurance program.

3.6.1 Rework provisions. Rework provisions, including rebonding for the /883B product designation, are in accordance with MIL-M-38510.

3.7 Traceability. Traceability for the /883B product designation is in accordance with MIL-M-38510. Each microcircuit is traceable to the production lot and to the component vendor's component lot.

3.8 Product and process change. Burr-Brown will not implement any major change to the design, materials, construction, or manufacturing process which may affect the performance, quality or interchangeability of the microcircuit without full or partial requalification.

3.9 Screening. Screening for /883B Hi-Rel product designation, is in accordance with MIL-STD-883, method 5008, class B, except as modified in paragraph 4.3 herein.

Screening for the standard model includes Burr-Brown QC4118 internal visual inspection, stabilization bake, fine leak, gross leak, constant acceleration (condition A), temperature cycle (condition C), and external visual per MIL-STD-883, method 2009.

For the /883B product designation, all microcircuits will have passed the screening requirements prior to qualification or quality conformance inspection.

3.10 Qualification. Qualification is not required. See paragraph 4.2 herein.

3.11 Quality conformance inspection. Quality conformance inspection, for the /883B product designation, is in accordance with MIL-M-38510, except as modified in paragraph 4.4 herein. The microcircuit inspection lot will have passed quality conformance inspection prior to microcircuit delivery.

#### 4. PRODUCT ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures are in accordance with MIL-M-38510 and MIL-STD-883, method 5008, except as modified herein.

4.2 Qualification. Qualification is not required unless specifically required by contract or purchase order. When so required, qualification will be in accordance with the inspection routine of MIL-M-38510, paragraph 4.4.2.1. The inspections to be performed are those specified herein for groups A, B, C, and D inspections (see paragraphs 4.4.1, 4.4.2, 4.4.3, and 4.4.4).

Burr-Brown has performed and successfully completed qualification inspection as described above. The most recent report is available from Burr-Brown.

4.3 Screening. Screening for the /883B Hi-Rel product designation is in accordance with MIL-STD-883, method 5008, class B, and is conducted on all devices. The following criteria apply:

- a. Interim and final test parameters are specified in Table II.
- b. Burn-in test (MIL-STD-883, method 1015) conditions:
  - (1) Test condition B or D
  - (2) Test circuit is Figure 3 herein for condition B
  - (3)  $T_A = +125^\circ\text{C}$  minimum
  - (4) Test duration is 160 hours minimum
- c. Percent defective allowable (PDA). The PDA, for /883B product designation only, is 10 percent and includes both parametric and catastrophic failures. It is based on failures from group A, subgroup I test, after cool-down as final electrical test in accordance with MIL-STD-883, method 5008, and with no

<sup>1/</sup> A 4-digit code, indicating year and week of seal, and a 4- or 5-digit lot identifier are marked on each unit.

## OPA8785/883B SERIES

intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from preburn-in screening failures may be excluded from the PDA. If interim electrical parameter tests are omitted, all screening failures shall be included in the PDA. The verified failures of group A, subgroup 1, after burn-in are used to determine the percent defective for each manufacturing lot, and the lot is accepted or rejected based on the PDA.

- d. External visual inspection need not include measurement of case and lead dimensions.




FIGURE 3. Test Circuit—Burn-in and Operating Life Test (Condition B).

**4.4 Quality conformance inspection.** Groups A and B inspections of MIL-STD-883, method 5008, class B, are performed on each inspection lot. Groups C and D inspections of MIL-STD-883, method 5008, class B are performed as required by MIL-STD-883.

A report of the most recent group C and D inspections is available from Burr-Brown.

**4.4.1 Group A inspection.** Group A inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, and as specified in Table II herein.

**4.4.2 Group B inspection.** Group B inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, class B.

**4.4.3 Group C inspection.** Group C inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, class B, and as follows:

- a. Operating life test (MIL-STD-883, method 1005) conditions:

- (1) Test condition B or D.
- (2) Test circuit is Figure 3 herein for condition B.
- (3)  $T_A = +125^\circ\text{C}$  minimum
- (4) Test condition is 1000 hours minimum

- b. End point electrical parameters are specified in Table II herein.

**4.4.4 Group D inspection.** Group D inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008 and as follows:

- a. End point electrical parameters are specified in Table II herein.

**4.4.5 Inspection of packaging.** Inspection of packaging shall be in accordance with MIL-M-38510.

**4.5 Methods of examination and test.** Methods of examination and test are specified in the appropriate tables. Electrical test circuits are as prescribed herein or in the referenced test methods of MIL-STD-883.

4.5.1 **Voltage and current.** All voltage values given, except the input offset voltage (or differential voltage) are referenced to the external zero reference level of the supply voltage. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 **Packaging requirements.** The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

6.1 **Notes.** The notes specified in MIL-M-38510 are applicable to this specification.

6.2 **Intended use.** Microcircuits conforming to this specification are intended for use in applications where the use of screened parts is required or desirable.

6.3 **Ordering data.** The contract or purchase order should specify the following:







- a. Complete part number (see paragraph 1.2).
- b. Requirement for certificate of compliance, if desired.






6.4 **Microcircuit group assignment.** These microcircuits are assigned to Technology Group I as defined in MIL-M-38510, Appendix E.

6.5 **Electrostatic sensitivity.** CAUTION—these microcircuits may be damaged by electrostatic discharge. Precautions should be observed at all times.

7. ELECTRICAL PERFORMANCE CURVES

(Typical at +25° case and ±V<sub>CC</sub> = 28VDC unless otherwise noted.)





## 8. APPLICATION INFORMATION

8.1 Grounding. Because of the high output current capability of the OPA8785 Series, the user is cautioned to observe proper grounding techniques. Figure 4 illustrates a recommended technique.




FIGURE 4. Proper Power Supply Connections.

Note that the connections are such that the load current does not flow through the wire connecting the signal ground point to the power supply common. Also, power supply and load leads should be run physically separated from the amplifier input and signal leads.

8.2 Supply bypassing. The OPA8785 power supplies should be bypassed with 50 $\mu$ F tantalum capacitors connected as close as possible to pins 3 and 6. These bypass capacitors should be connected to the load ground rather than the signal ground.

8.3 Current limits. The OPA8785 amplifier is designed so that both positive and negative load current limits can be set independently with external resistors +R<sub>SC</sub> and -R<sub>SC</sub> respectively. The approximate value of these resistors is given by the equation:

$$R_{SC} = [(0.65 \div I_{LIMIT}) - 0.0437] \text{ ohms}$$

I<sub>LIMIT</sub> is the desired maximum current in amperes. The power dissipation of the current limit resistor is:

$$P_{max} = R_{SC} (I_{LIMIT})^2 \text{ watts}$$

R<sub>SC</sub> is in ohms and I<sub>LIMIT</sub> is in amperes.

Current limit resistors carry the full amplifier output current so lead lengths should be minimized. Highly inductive resistors can cause loop instability. Variation in limit with case temperature is shown in the Typical Performance Curves, paragraph 7.

The amplifier should be used with as low a current limit as possible for its particular application. This will minimize the change of damaging the amplifier under abnormal load conditions and will increase reliability by limiting internal power dissipation.

The current limits may be used to generate other functions such as constant current supplies and torque or stall current limits for servomotor applications.

8.4 Heat sinking. The OPA8785 requires a heat sink to limit output transistor junction temperature (T<sub>J</sub>) to an absolute maximum of +200°C. The steady-state thermal circuit is illustrated in Figure 5.




FIGURE 5. Simplified Steady-State Heat Flow Model.

Junction temperature (T<sub>J</sub>) is found from the equation:

$$T_J = P_D (\theta_{JC} + \theta_{CS} + \theta_{SA}) + T_A$$

where P<sub>D</sub> = average amplifier power dissipation (W)  
 $\theta_{JC}$  = junction to case thermal resistance (°C/W)  
 $\theta_{CS}$  = case to sink thermal resistance (°C/W)  
 $\theta_{SA}$  = sink to ambient thermal resistance (°C/W)  
T<sub>A</sub> = ambient temperature (°C)

For most heat sink calculations the quiescent power dissipation is very low (<1 watt) and can be disregarded with only a small error.

The maximum size heat sink can be found as follows:

Example: Find the maximum thermal resistance (smallest heat sink) that can be used for an OPA8785 with  $\pm V_{CC} = 28$ VDC. Output voltage is +10VDC across a 10 $\Omega$  resistor and ambient temperature is +50°C:

$$\theta_{SA} = [(T_J - T_A) \div PD] - \theta_{CS} - \theta_{JC}$$

As large a heat sink as possible should be used.  $\theta_{CS}$  depends on the flatness of the heat sink, the thermal compound used, and the roughness of the mating surfaces. Typical values are between 0.1°C/W and 0.3°C/W for a TO-3 package properly mounted on a heat sink.



The OPA8785 mounting flange is electrically-isolated and can be mounted directly to a heat sink without insulating washers or spacers.

The output transistor thermal resistance ( $\theta_{JC}$ ) is a function of the output current pulse width, pulse shape, and duty cycle. Long duration pulses allow the junction temperature to approach its steady state value while shorter pulses cause a lower peak junction temperature due to the junction's thermal time constant. Heat is conducted away from the junction rapidly so that as the duty cycle decreases, junction temperature decreases.

Steady state  $\theta_{JC}$  is rated at 2.2°C/W maximum. In applications where the amplifier's output current alternates between output transistors—for example, an AC amplifier—the transistor  $\theta_{JC}$  will depend on frequency as shown in Figure 6.




FIGURE 6. Effective  $\theta_{JC}$  for Applications Where Output Current Alternates Between Output Transistors.

**8.5 Safe operating area (SOA).** In addition to the limits imposed by power dissipation, the amplifier's output transistors are also limited by a second breakdown region. This occurs because of increased emitter current density due to current crowding at higher operating voltages. Both the dissipation and second breakdown limits depends on time and temperature. Figure 7 shows each output transistor's SOA at a case temperature of +25°C.




FIGURE 7. Transistor Safe Operating Area at +25°C Case Temperature.

Limits for short pulse widths are substantially greater than for steady state (DC). At a case temperature of +125°C the SOA limits are reduced (see Figure 8). The SOA shown in these curves is based on a conservative linear derating of both the power dissipation and the second breakdown region.




FIGURE 8. Transistor Safe Operating Area at +125°C Case Temperature.

Resistive loads are easy to analyze by simply plotting load lines on the SOA curve. If the curve representing the load line stays within the OPA8785 output transistor's SOA curve and all other parameters are observed, such as case temperature, etc., the amplifier will be safe. The load line can swing through the larger SOA limits if their time duration constraints are strictly observed.

Reactive loads present a more complex problem since the output voltage and current are not in phase. This results in the reactive load line becoming elliptical (when plotted on linear axes) which requires a larger SOA for safe operation.

Although detailed analysis is beyond the scope of this data sheet, the load line can be viewed on an oscilloscope as shown in Figure 9. The X-Y display is driven by the voltage across the load and by the current into the load. This setup can also display voltage and current stress across the OPA8785 output transistors as shown in Figure 10. This data can then be compared to the SOA limits.

The amplifier is designed to operate with electromotive force generating loads such as servomotors, relays, and actuators. Careful attention must be paid to both the load characteristics and the amplifier's SOA to ensure safe operation.




FIGURE 9. Loadline Display.




FIGURE 10. Output Transistor Safe Operating Area Stress Display.

Figure 11 shows the OPA8785 configured as a DC permanent magnet motor driver. The armature current ( $I_a$ ) and motor voltage ( $V_m$ ) are monitored by an oscilloscope in the X-Y mode. Slewing the motor with a 4Hz sine wave results in the motor power ellipse of Figure 12. The input level has been adjusted to give  $\pm 20V$ , peak across the motor. An examination of the power ellipse indicates that the instantaneous power delivered to the motor exceeds the amplifier's output transistors safe operating area at a case temperature of  $+25^\circ C$ . The point at which the motor shows  $0V$  at  $-6.9A$  is a problem. The voltage across the output is  $28V - 0V = 28V$ . Checking the SOA curve shows that the amplifier can safely withstand this condition for slightly under 5msec. At 4Hz this transient swing outside the DC SOA region is exceeded for much longer than 5msec. Continued operation under these conditions will result in device failure. Peak junction temperatures should not exceed  $+200^\circ C$ . Perhaps a motor with a higher impedance winding should be considered for this application. Current limiting and lower supply voltage can also reduce dissipation.




FIGURE 11. Servomotor Amplifier.

Motors used in servo applications often require a surprisingly large current to accelerate quickly. Worst-case conditions occur when the motor is operating at full speed and is suddenly slammed into reverse ("plugging"). This condition is illustrated in Figure 13 when a DC servomotor is driven by a bipolar square wave. As the motor reverses direction a large surge current flows, causing very-high peak power dissipation in the amplifier. After several time constants (determined by the inertia moment) the current drops to a lower steady-state value. Loading the motor increases the motor average power and amplifier dissipation. SOA curves should be checked for safe operation under these surge conditions.

The OPA8785 current limits may be set to clip the high surge currents to a safe level. This is shown in Figure 14. Note that the current limit does limit the servomotor peak acceleration.

Inductive loads should be investigated for high peak transients generated by a collapsing magnetic field. Resistive damping can reduce this problem and although the amplifier has a substrate as part of the Darlington output transistor structure, external diodes are recommended for heavy clamping.

Fast diodes such as those normally used as rectifiers in switching power supplies are suitable.




FIGURE 12. DC Servomotor Load Line.




FIGURE 13. Servomotor Drive—"Plugging"




FIGURE 14. Servomotor Drive With Current Limit.



# VFC32/883B SERIES

## MODEL NUMBERS:

VFC32WM/883B

VFC32VM/883B

VFC32WM

VFC32VM

VFC32UM/883B

VFC32UM

REVISION D

MAY, 1986

## VOLTAGE-TO-FREQUENCY CONVERTER

### FEATURES

- **HIGH LINEARITY**
  - ±0.006% max (13 bits) and ±0.01% max (12 bits) at 10kHz FS
  - ±0.05% max at 100kHz FS
  - ±0.1% max at 200kHz FS
- **HI-REL MANUFACTURE**
- **6-DECADE DYNAMIC RANGE**
- **OUTPUT DTL/TTL /CMOS COMPATIBLE**
- **V/F OR F/V CONVERSION**

### DESCRIPTION

The VFC32 monolithic voltage-to-frequency and frequency-to-voltage converter provides a simple, low cost method of converting analog signals into digital pulses. The digital output is an open collector and the digital pulse train repetition rate is proportional to the amplitude of the analog input voltage. Output pulses are compatible with DTL, TTL, and CMOS logic families.

The converter requires two external resistors and two external capacitors to operate. One external resistor and one external capacitor set up the full scale frequency, with a guaranteed nonlinearity of ±0.1% maximum at 200kHz. The other capacitor is the one-shot capacitor; for best performance it should have a low temperature coefficient. The other resistor is a noncritical open collector pull-up resistor.

The VFC32/883B Series converter is available in three electrical performance grades. The V grade has 200kHz specifications and tests. The W grade has premium linearity, ±0.006% of FSR, and premium full scale accuracy temperature coefficient of 100ppm/°C.

The U grade is specified from -25°C to +85°C and from -55°C to +125°C. It is primarily for high performance test equipment, shipboard, ground support and industrial applications, where operation is normally between -25°C and +85°C and full temperature operation must be assured. All are packaged in welded, hermetically-sealed, TO-100 cans.

All devices are manufactured on a Hi-Rel manufacturing line with impeccable clean room conditions to assure "built-in" quality.

Two product assurance levels are available: standard, and /883B. The standard models have many MIL-STD-883 screens performed routinely. Each /883B suffixed device is Hi-Rel manufactured, 100% screened per MIL-STD-883 method 5004 class B, and had 5% PDA.


Quality assurance further processes /883B devices, performing group A and B inspections on each inspection lot and group C and D inspections as required by MIL-STD-883. A report containing the most recent group A, B, C, and D tests is available for a nominal charge.

**DETAILED SPECIFICATION  
MICROCIRCUITS, LINEAR  
VOLTAGE-TO-FREQUENCY CONVERTER  
MONOLITHIC, SILICON**

**1. SCOPE**

1.1 Scope. This specification covers the detail requirements for a very linear, voltage-to-frequency converter. For the description of operation see paragraph 3.3.3.

1.2 Part Number. The complete part number is as shown below.



1.2.1 Device type. The device is a single, voltage-to-frequency converter; it will also function as a single, frequency-to-voltage converter. Three electrical performance grades are provided. The V grade features specifications and tests at 200kHz. The W grade features premium linearity (13 bits) and premium full scale accuracy. The U grade features specified and tested performance from -25°C to +85°C and maintains -55°C to +125°C operation.

Electrical specifications are shown in Table I. Electrical tests are shown in Tables II and III.

1.2.2 Device class. The device class is similar to the product assurance level class B, as defined in MIL-M-38510. The Hi-Rel product designator portion of the part number distinguishes the product assurance level as follows:

Hi-Rel Product Designator	Requirements
/883B	Standard Model, plus 100% MIL-STD-883 class B screening, with 5% PDA, plus quality conformance inspections (QCI) consisting of Groups A and B performed on each inspection lot, plus Groups C and D performed as required by MIL-STD-883.
(none)	Standard model including 100% electrical testing.

1.2.3. Case outline. The case outline is A-2 (10-lead can, TO-100) as defined in MIL-M-38510, Appendix C. The case is metal and is conductive.

1.2.4 Absolute maximum ratings.

Supply voltage range	±22VDC
Input voltage range, +input, pin 1	±22VDC 1/
Input voltage range, -input, pin 2	±22VDC 1/
Output pull-up supply voltage ( $V_{PU}$ )	±22VDC 1/ 2/
Output sink current, pin 6	16mA
Comparator input voltage	±22VDC 1/
Output current pin 10	±20mA
Storage temperature range	-65°C to +150°C
Lead temperature (soldering, 60sec)	300°C
Junction temperature	$T_J = 175°C$

1/ The absolute maximum input voltage is equal to the supply voltage.

2/  $V_{PU}$  is the supply voltage connected to pin 6 via  $R_2$ ; see Figure 2.

### 1.2.5 Recommended operating conditions.

Supply voltage range	$\pm 11\text{VDC}$ to $\pm 20\text{VDC}$
Output pull-up supply ( $V_{PU}$ )	$+4.5\text{VDC}$ to $+20\text{VDC}$
Input voltage range, ( $V_{IN}$ )	$0\text{VDC}$ to $+[0.00025 \times (R_1 + R_3)]\text{VDC}$ <sup>1/</sup> <sub>2/</sub>
	$-10\text{VDC}$ to $0\text{VDC}$ <sup>3/</sup>
Input current range, pin 2	$0\text{mA}$ to $+0.25\text{mA}$
	$0\text{mA}$ to $+0.50\text{mA}$ <sub>4/</sub>
Full scale frequency	$100\text{kHz}$ <sub>4/</sub>
Ambient temperature range	$-55^\circ\text{C}$ to $+125^\circ\text{C}$

### 1.2.6 Power and thermal characteristics.

Package	Case outline	Maximum allowable power dissipation	Maximum $\theta$ J-C	Maximum $\theta$ C-A	Maximum $\theta$ J-A
10-lead can (TO-100)	A-2	225mW at $T_A = 125^\circ\text{C}$	$70^\circ\text{C/W}$	$150^\circ\text{C/W}$	$220^\circ\text{C/W}$

## 2. APPLICABLE DOCUMENTS

2.1 The following documents form a part of this specification to the extent specified herein.

### SPECIFICATION

#### MILITARY

MIL-M-38510 - Microcircuits, general specification for.

### STANDARD

#### MILITARY

MIL-STD-883 - Test methods and procedures for microcircuits.

## 3. REQUIREMENTS

3.1 General. Burr-Brown uses production and test facilities and a quality and reliability assurance program adequate to assure successful compliance with this specification.

3.1.1. Detail specifications. The individual item requirements are specified herein. In the event of conflicting requirements, the order of precedence will be the purchase order, this specification, and then the reference documents.

3.2 Design, construction, and physical dimensions.

3.2.1 Package, metals, and other materials. The package is in accordance with paragraph 3.5.1 of MIL-M-38510. The exterior metal surfaces are corrosion resistant. The other materials are nonnutrient to fungus as specified in MIL-M-38510.

3.2.2 Design documentation. The design documentation is in accordance with MIL-M-38510.

3.2.3 Internal conductors and internal lead wires. The internal conductors and internal lead wires are in accordance with MIL-M-38510.

3.2.4. Lead material and finish. The lead material is kovar type (type A). The lead finish is gold plate with nickel underplating. The lead material and finish is in accordance with MIL-M-38510 and is solderable per MIL-STD-883, method 2003.

3.2.5 Glassivation. The microcircuit die is glassivated.

3.2.6 Die thickness. The die thickness is in accordance with MIL-M-38510.

3.2.7 Physical dimensions. The physical dimensions are in accordance with paragraph 1.2.3 herein.

3.2.8 Circuit diagram and terminal connections. The circuit diagram and terminal connections are shown in Figure 1.

3.2.9 Schematic circuit. The functional schematic circuit is shown in Figure 1.

3.3 Electrical performance characteristics. The electrical performance characteristics are as specified in Table I and apply over the full operating ambient temperature range of  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ , unless otherwise specified.

3.3.1 Additional electrical performance characteristics. Electrical performance curves are shown within paragraph 7.

3.3.2 Connection diagram. The connection diagrams for voltage-to-frequency operation are shown in Figures 2 and 3. The connection diagram for frequency-to-voltage operation is shown in Figure 4.

<sup>1/</sup> For positive input voltages (see Figure 2).

<sup>2/</sup> For frequencies 100kHz to 200kHz 50% duty cycle is recommended (see paragraph 3.3.3.1).

<sup>3/</sup> For negative input voltages (see Figure 3).

<sup>4/</sup> For best line linearity.




FIGURE 1. Terminal Connections and Functional Schematic Circuit.

3.3.3. Description of Operation. The input amplifier of the VFC is connected as an integrator (see Figure 2). When a positive input voltage is applied at  $V_{IN}$ , a constant current,  $V_{IN} / (R_1 + R_3)$ , will flow through the input resistor,  $(R_1 + R_3)$ , charging capacitor  $C_2$ . At this time the current sink is disabled as the switch is open and the VFC output, pin 6, is logic "0". The voltage at the amplifier output (comparator input) will ramp down from a positive voltage toward zero, according to  $dv/dt = V_{IN} / [(R_1 + R_3) C_2]$ . When the ramp reaches a voltage close to zero ( $\approx -0.6V$ ), the comparator changes state, and fires the one shot. Note, this period of time is a function of the input voltage,  $V_{IN}$ .

As the one-shot fires, the VFC output, pin 6, changes from logic "0" to logic "1", and the switch closes enabling the 1mA current sink. The length of time the one shot fires is determined by a reference (7.5V) within the one shot and the external one shot capacitor  $C_1$ . Note, this period of time is not a function of the input voltage. For good over temperature performance  $C_1$  must have a low temperature coefficient. When the current sink is enabled, the current in the integrating capacitor,  $C_2$ , reverses direction and flows toward the summing junction. This occurs because the constant input current,  $V_{IN} / (R_1 + R_3)$ , is set up to always be less than the 1mA current sink. The voltage at the amplifier output ramps up according to  $dv/dt = [(V_{IN} / (R_1 + R_3) - 1mA)] / C_2$ . Before the ramp saturates the amplifier, the one shot resets. When the one shot resets, the switch opens, the current sink is disabled, the VFC output changes back to logic "0" and the cycle repeats.

The total VFC period is determined by the following equations:

$$f_o = \frac{1}{t}$$

$$t = t_1 + t_2$$

$$t = \Delta V_{OUT} t \frac{C_2}{V_{IN}/(R_1 + R_3)} + \Delta V_{OUT} t_2 \frac{C_2}{V_{IN}/(R_1 + R_3) - 1mA}$$


and:

$$-\Delta V_{OUT} t_1 = +\Delta V_{OUT} t_2$$

$$t_2 = C_1 \frac{7.5V}{1mA}$$

The equations reduce to:

$$f_o = \frac{V_{IN}}{7.5 (R_1 + R_3) C_1}$$



Note, the output frequency is not dependent upon  $C_2$ , and the temperature coefficients of  $R_1$ ,  $R_3$ , and  $C_1$  are critical to the VFC's over-temperature performance. These temperature coefficient effects must be added to the drift specifications of the integrated circuit itself.


3.3.3.1 Duty cycle. The duty cycle (D) of the VFC is the percent the one-shot period ( $t_2$ ) is of the total VFC period ( $t_1 + t_2$ ). It is measured at the full scale input voltage, which is the full scale frequency.

$$D = \frac{t_2}{t_1 + t_2}$$

Duty cycle is related to the maximum input current and the 1mA (nominal) current sink. By reducing the equations for  $t_2$  and  $f_o$ :

$$D = \frac{V_{IN \max}/(R_1 + |R_3)}{1mA} = \frac{I_{IN \max}}{1mA}$$





**TRANSFER FUNCTION**


$$f_o = \frac{V_{IN}}{7.5 (R_1 + R_3) C_1}$$

$V_{CC} = \pm 15VDC$   
 $V_{pu} = 5VDC$   
 $V_{in} = 0VDC \text{ to } +10VDC$   
 $f_o = -4Hz \text{ to } 10kHz$

**EXTERNAL COMPONENTS**

$R_1 = 30k\Omega$      $R_5 = 50k\Omega$   
 $R_2 = 1.2k\Omega$      $C_1 = 3300pF (D = 0.25)$   
 $R_3 = 20k\Omega$      $C_2 = 0.01\mu F$   
 $R_4 = 10M\Omega$

FIGURE 2. Connection Diagram, Voltage-to-Frequency Operation, Positive Input.



**TRANSFER FUNCTION**


$$f_o = \frac{-V_{IN}}{7.5 (R_1 + R_3) C_1}$$

$V_{CC} = \pm 15VDC$   
 $V_{pu} = 5VDC$   
 $V_{in} = -10VDC \text{ to } +0VDC$   
 $f_o = -4Hz \text{ to } 10kHz$

**EXTERNAL COMPONENTS**

$R_1 = 30k\Omega$      $R_5 = 50k\Omega$   
 $R_2 = 1.2k\Omega$      $C_1 = 3300pF (D = 0.25)$   
 $R_3 = 20k\Omega$      $C_2 = 0.01\mu F$   
 $R_4 = 10M\Omega$

FIGURE 3. Connection Diagram, Voltage-to-Frequency Operation, Negative Input.



**TRANSFER FUNCTION**

$$V_o = 7.5 (R_1 + R_3) C_1 f_{in}$$

$V_{CC} = \pm 15VDC$   
 $f_{in} = 10Hz \text{ to } 10kHz (TTL)$   
 $V_o = \pm 0.01VDC \text{ to } +10VDC$

**EXTERNAL COMPONENTS**

$R_1 = 30k\Omega$      $R_6 = 12k\Omega$   
 $R_3 = 20k\Omega$      $C_1 = 3300pF (D = 0.25)$   
 $R_4 = 10M\Omega$      $C_2 = 0.01\mu F$   
 $R_5 = 50k\Omega$      $C_3 = 0.01\mu F$

FIGURE 4. Connection Diagram, Frequency-to-Voltage Operation.

External component selection is typical. See paragraph 3.3.3.

The duty cycle (D) may be selected by the user to any value  $\leq 70\%$  ( $D \leq 0.70$ ). The 70% limit is due to component tolerances, offset, temperature effects, etc., and allowing 0.70mA as the minimum value for the 1mA (nominal) current sink, the worst case, maximum input current,  $V_{IN}/(R_1 + R_3)$ , is 0.50mA.

The normal, recommended duty cycle is 25% ( $D = 0.25$ ) because this yields the best linearity. This is a maximum input current,  $V_{IN}/(R_1 + R_3)$ , of 0.25mA. The value of the external capacitor  $C_1$  is the primary determinant of duty cycle and it is selected first; it determines the period  $t_2$ . Then the maximum input current,  $V_{IN}/(R_1 + R_3)$ , is computed to satisfy the VFC transfer function, which determines the total VFC period,  $t_1 + t_2$ .

For frequencies above 100kHz, the recommended duty cycle is 50% ( $D = 0.50$ ); that is, 0.50mA maximum input current. This provides additional time for  $t_2$  and compensates for the inherent delay time within the integrated circuit. This additional time allows the output transistor to turn off, providing a logic "1" output pulse, especially at elevated temperature.

**3.3.4. External component selection.** Refer to Figures 2, 3, and 4 for examples of external components' selection. **One-shot capacitor  $C_1$ .** This capacitor determines the duration of the logic "1" output pulse. For a 25% duty cycle ( $D = 0.25$ ), 0.25mA maximum input current, use the first equation and select the closest standard value. For any duty cycle, D, use the second equation.

$$C_1 \text{ (pF)} = \frac{33 \times 10^6}{f_{\text{MAX}}} - 30 \quad \text{or} \quad C_1 \text{ (pF)} = \frac{D \times 133 \times 10^6}{f_{\text{MAX}}} - 30 \quad (150\text{pF min})$$

The initial tolerance of this capacitor is not critical because  $R_3$  can be adjusted to remove the initial gain error. The temperature coefficient is critical because it adds directly as a transfer function error. An NPO ceramic type capacitor is recommended. Every effort should be made to minimize parasitic capacitance and  $C_1$  should be mounted as close as possible to the VFC.

**Input resistor  $R_1 + R_3$ .**  $R_1 + R_3$  determines the magnitude of the input current which charges the integrating capacitor  $C_1$ . The total resistance is calculated according to

$$R_1 + R_3 = \frac{V_{\text{IN max}}}{I_{\text{IN}}}$$

Normally,  $I_{\text{IN}}$  is 0.25mA; refer to paragraph 3.3.3.1.  $R_1$ , as a percentage of the  $R_1$  and  $R_3$  total resistance, should be 90% minus the percent initial tolerance of  $C_1$ .  $R_3$  is the initial gain error adjustment, and as a percentage of the  $R_1 + R_3$  total resistance,  $R_3$  should be 20% plus twice the percent initial tolerance of  $C_1$ . The initial tolerance of  $R_1$  and  $R_3$  are not critical, but the temperature coefficients are critical because they add directly as transfer function errors. If the input signal is current rather than a voltage,  $R_1$  and  $R_3$  are replaced with a short circuit, and the removal of a gain error then requires adjustment of  $C_1$ .

**Trimming components  $R_4$  and  $R_5$ .**  $R_5$  nulls the offset voltage of the input amplifier (VFC offset error). It should have a resistance between 10k $\Omega$  and 100k $\Omega$  and a temperature coefficient less than or equal to 100ppm  $^\circ\text{C}$ .  $R_4$  should be 10M $\Omega$  and may be a 20% carbon composition resistor.

**Output pull-up resistor  $R_2$ .** Select a 10% carbon composition resistor according to

$$R_2 \text{ min} = \frac{V \text{ pull-up}}{5\text{mA} - I_{\text{from-the-load}}}$$

For high frequency operation,  $f \geq 100\text{kHz}$ , it is necessary to minimize the capacitive loading of the output terminal, pin 6, to allow the open collector output voltage to rise rapidly to logic "1". One way to shorten the time constant formed by the pull-up resistance and the capacitance at this node is to lower the pull-up resistance. A constant current supply of 5mA to the output terminal with a diode clamp works well. The best way to shorten the time constant is to minimize the capacitive loading. The use of a TTL buffer is effective.

**Integrating capacitor  $C_2$ .**  $C_2$  is a function of the full scale frequency and is selected according to

$$C_2 \text{ (}\mu\text{F)} = \frac{10^2}{f_{\text{max}}} \quad (0.001\mu\text{F min})$$

Select the closest standard value to the calculated value. The initial tolerance and temperature coefficient are not critical since  $C_2$  does not appear in the transfer function. The leakage current of  $C_2$  is critical as it introduces a gain error. Select a capacitor type with small leakage compared to the full scale input current (0.25mA); a mylar type is recommended.

**Frequency-to-voltage operation  $R_6$ ,  $R_7$ ,  $C_3$ .**

To interface with TTL logic, the input should be coupled through a capacitor ( $C_3$ ), and the minus input to the comparator, pin 7, biased near +2.5V (see Figure 4). The converter will detect the falling edge of the input pulse train as the voltage at

pin 7 crosses  $-0.6V$ . The converter will reset as the voltage at pin 7 goes positive and crosses  $+1.0V$ . Choose  $C_3$  for an appropriate  $R_6$ ,  $R_7$ ,  $C_3$  time constant such that the time,  $t$ , from  $-0.6V$  to  $+1.0V$ , meets the specified pulse width range requirements (Table I). For input signals with amplitudes less than  $5V$ , it will be necessary to bias pin 7 closer to zero to insure that the input signal at pin 7 crosses the  $-0.6V$  threshold. Errors may be nulled (see paragraph 3.3.5) using  $0.001$  of full scale frequency to null the offset, and full scale frequency to null the gain error.

Power supply bypass capacitors. Each power supply should be bypassed to ground as close as possible to the converter with  $0.01\mu F$  capacitors.

3.3.5. Offset and gain error null. The VFC is capable of being nulled to zero offset and zero gain error using the circuits shown in Figures 2, 3, and 4.  $R_5$  effects zero offset error;  $R_3$  effects zero gain error.


The offset and gain error null adjustment procedure is:

- a. Apply an input voltage that should produce an output frequency of  $0.001$  of full scale.
- b. Adjust  $R_5$  for  $0.001$  of full scale frequency.
- c. Apply full scale input voltage.  $\downarrow$
- d. Adjust  $R_3$  for full scale frequency.
- e. Repeat steps a through e.

If nulling is unnecessary for the application, delete  $R_4$  and  $R_5$ , and replace  $R_3$  with a short circuit.

3.4 Electrical Tests. Electrical test requirements are as specified in Table II. The subgroups of Table III which constitute the minimum electrical tests for screening, qualification, and quality conformance, are shown in Table II.

3.5 Marking. Marking is in accordance with MIL-M-38510. The following marking is placed on each microcircuit as a minimum.

- a. Part number (see paragraph 1.2).
- b. Inspection lot identification code.  $\frac{2}{1}$
- c. Manufacturer's identification (  ).
- d. Manufacturer's designating symbol (CEBS).
- e. Country of origin.

3.6 Workmanship. These microcircuits are manufactured, processed, and tested in a careful and workmanlike manner. Workmanship is in accordance with good engineering practices, workmanship instructions, inspection and test procedures, and training, prepared in fulfillment of Burr-Brown's product assurance program.

3.6.1 Rework provisions. Rework provisions for the /883B Hi-Rel product designation, including rebonding, are in accordance with MIL-M-38510.

3.7 Traceability. Traceability is in accordance with MIL-M-38510. Each microcircuit is traceable to the production lot and to the component vendor's component lot. Reworked or repaired microcircuits maintain traceability.

3.8 Product and process change. Burr-Brown will not implement any major change to the design, materials, construction, configuration, or manufacturing process which may affect the performance, quality, reliability or interchangeability of the microcircuit without full or partial requalification.

3.9 Screening. Screening, for the /883B Hi-Rel product designation, is in accordance with MIL-STD-883, method 5004, class B, except as modified in paragraph 4.3.

For the standard model, Hi-Rel product designation (none), routine manufacturing processing includes Burr-Brown internal visual inspection, stabilization bake, fine leak, gross leak, constant acceleration, and external visual inspection per MIL-STD0883, method 2009.

For the /883B Hi-Rel product designation, all microcircuits will have passed the screening requirements prior to qualification or quality conformance inspection.

3.10 Qualification. Qualification is not required. See paragraph 4.2 herein.

3.11 Quality conformance inspection. Quality conformance inspection, for the /883B Hi-Rel product designation, is in accordance with MIL-STD-883, except as modified in paragraph 4.4 herein. The microcircuit inspection lot will have passed quality conformance inspection prior to microcircuit delivery.

1/ For optimum linearity it is recommended that gain error nulling be performed at 90% of full scale frequency rather than at 100% of full scale frequency.

2/ A 4-digit data code, indicating year and week of seal, and a 4- or 5-digit lot identifier are marked on each unit.

TABLE I. Electrical Performance Characteristics

All characteristics  $T_A = -55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $\pm V_{CC} = 15\text{VDC}$ , unless otherwise specified.

CHARACTERISTICS	CONDITIONS	VFC32 V GRADE			VFC32 W GRADE			VFC32 U GRADE			UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<b>INPUT (V/F CONVERTER)</b>												
Bias current	$T_A = +25^{\circ}\text{C}$											
Inverting input			10	40	*	*	*	*	*	*	nA	
Noninverting input			50	100	*	*	*	*	*	*	nA	
Offset voltage <u>1/</u>	$T_A = +25^{\circ}\text{C}$		1	4	*	*	*	*	*	*	mV	
Differential impedance	$T_A = +25^{\circ}\text{C}$	330    10	650    10		*	*	*	*	*	*	k $\Omega$    pF	
Common-mode impedance	$T_A = +25^{\circ}\text{C}$	300    3	500    3		*	*	*	*	*	*	M $\Omega$    pF	
<b>INPUT (F/V CONVERTER)</b>												
Impedance	$T_A = +25^{\circ}\text{C}$	50    10	150    10		*	*	*	*	*	*	k $\Omega$    pF	
Logic "1"		+1.0		+V <sub>CC</sub>	*	*	*	*	*	*	V	
Logic "0"		-V <sub>CC</sub>		-0.6	*	*	*	*	*	*	V	
Pulse-width range		0.1		150k/F <sub>MAX</sub>	*	*	*	*	*	*	$\mu\text{sec}$	
<b>ACCURACY</b>												
Linearity error <u>2/</u>	$T_A = +25^{\circ}\text{C}$											
	$\left\{ \begin{array}{l} 0.01\text{Hz} \leq \text{oper} \\ \text{freq} \leq 10\text{kHz} \\ 10\text{kHz} \leq \text{oper} \\ \text{freq} \leq 100\text{kHz} \\ 100\text{kHz} \leq \text{oper} \\ \text{freq} \leq 200\text{kHz} \end{array} \right.$		$\pm 0.005$	$\pm 0.010$ <u>3/</u>		$\pm 0.003$	$\pm 0.006$		$\pm 0.005$	$\pm 0.010$	% of FSR <u>4/</u>	
				$\pm 0.025$	$\pm 0.050$		*	*		*	*	% of FSR
				$\pm 0.050$	$\pm 0.100$		*	*		*	*	% of FSR
Offset error input offset voltage <u>1/</u>	$T_A = +25^{\circ}\text{C}$			$\pm 4$							mV	
Offset drift <u>5/</u>	-25 $^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$			$\pm 3$			$\pm 3$				ppm of FSR/ $^{\circ}\text{C}$	
	-55 $^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$										ppm of FSR/ $^{\circ}\text{C}$	
Gain error <u>1/</u>	$T_A = +25^{\circ}\text{C}$		5	10							% of FSR	
Gain drift <u>5/</u>	f = 10kHz -25 $^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$						$\pm 100$				ppm/ $^{\circ}\text{C}$	
	f = 10kHz -55 $^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$			$\pm 200$			$\pm 100$				ppm/ $^{\circ}\text{C}$	
Full scale drift	f = 10kHz -25 $^{\circ}\text{C}$ to +25 $^{\circ}\text{C}$				-100	-50	0	-150	+50		ppm of FSR/ $^{\circ}\text{C}$	
offset drift & gain drift <u>5/6/</u>	+25 $^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$				0	+25	+100	-50	+150		ppm of FSR/ $^{\circ}\text{C}$	
	f = 10kHz -55 $^{\circ}\text{C}$ to +25 $^{\circ}\text{C}$	-200	-50	+100	-100	-50	0	-300	+100		ppm of FSR/ $^{\circ}\text{C}$	
	+25 $^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$	-100	+50	+200	0	+50	+100	-100	+300		ppm of FSR/ $^{\circ}\text{C}$	
	f = 200kHz -55 $^{\circ}\text{C}$ to +25 $^{\circ}\text{C}$	-400	-200	0							ppm of FSR/ $^{\circ}\text{C}$	
	+25 $^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$		0	$\pm 150$							ppm of FSR/ $^{\circ}\text{C}$	
Power supply sensitivity	f = DC, $\pm V_{CC} = 12\text{VDC}$ to 18VDC		$\pm 0.030$	$\pm 0.040$							% of FSR/%	
<b>OUTPUT (V/F CONVERTER) (open collector output)</b>												
Voltage, logic "0"	I <sub>SINK</sub> = 8mA	0	0.2	0.4							V	
Leakage current, logic "1"	V <sub>O</sub> = 15V $T_A = +25^{\circ}\text{C}$		0.01	1.0							$\mu\text{A}$	
Voltage, logic "1"	External pull-up resistor required - see Figure 2.			V <sub>PU</sub>							V	
Pulse width			0.25/F <sub>MAX</sub>								sec	
Fall time	I <sub>OUT</sub> = 5mA, C <sub>LOAD</sub> = 500pF			400							nsec	
<b>OUTPUT (F/V CONVERTER)</b>												
Voltage	I <sub>O</sub> = 7mA, $T_A = +25^{\circ}\text{C}$	0 to +10			*	*	*	*	*	*	V	
Current	V <sub>O</sub> = 7VDC	+10			*	*	*	*	*	*	mA	
Impedance	Closed loop			0.1	*	*	*	*	*	*	$\Omega$	
Capacitive load	Without oscillation			100	*	*	*	*	*	*	pF	
<b>DYNAMIC RESPONSE</b>												
Full scale frequency		200			*	*	*	*	*	*	kHz	
Dynamic range		6			*	*	*	*	*	*	decades	
Settling time	(V/F) to specified linearity $\Delta V_{IN} = 10\text{V}$		<u>7/</u>		*	*	*	*	*	*		
Overload recovery	<50% overload		<u>7/</u>		*	*	*	*	*	*		
<b>POWER SUPPLY</b>												
Quiescent current	$T_A = +25^{\circ}\text{C}$		$\pm 4.5$	$\pm 6.0$							mA	
<b>TEMPERATURE RANGE (ambient)</b>												
Operating		-55		+125	*	*	*	*	*	*	$^{\circ}\text{C}$	
Storage		-65		+150	*	*	*	*	*	*	$^{\circ}\text{C}$	

\*Specification the same as V grade.

NOTES:

1/ Adjustable to zero. See paragraph 3.3.5.

2/ Linearity error is specified at any operating frequency from the straight line intersecting 90% of full scale frequency and 0.1% of full scale frequency. See paragraph 7.

3/  $\pm 0.015\%$  of FSR for negative inputs.

4/ FSR = Full Scale Range (corresponds to full scale frequency and full scale input voltage).

5/ Exclusive of external components' drift.

6/ Positive drift is defined to be increasing frequency with increasing temperature.

7/ One pulse of new frequency plus 1 $\mu\text{sec}$ .

**TABLE II. Electrical Test Requirements.**  
(The individual tests within the subgroups appear in Table III.)

MODELS	VFC32VM	VFC32WM	VFC32UM
	VFC32VM/883B	VFC32WM/883B	VFC32UM/883B
MIL-STD-883 test requirement (class B)	SUBGROUPS (SEE TABLE III)		
Interim electrical parameters (preburn-in, method 5004)	1	1	1
Final electrical test parameters (method 5004)	1*, 2, 3, 4, 5, 6	1*, 2, 3, 4, 5, 5U, 6, 6U	1*, 2, 3, 4, 5, 5U, 6, 6U
Group A test requirements (method 5005) 1/	1, 2, 3, 4, 5, 6	1, 2, 3, 4, 5, 5U, 6, 6U	1, 2, 3, 4, 5, 5U, 6, 6U
Groups C and D end point electrical parameters (method 5005) 1/	1	1	1

\* PDA applies to subgroup 1 (see 4.3.c)  
1/ Applies to "883B" product only.

**TABLE III. Group A Inspection.**

SUBGROUP	PARAMETERS	CONDITIONS +V <sub>CC</sub> = 15V, unless otherwise specified	LIMITS						UNITS	
			VFC32 V GRADE		VFC32 W GRADE		VFC32 U GRADE			
			MIN	MAX	MIN	MAX	MIN	MAX		
1 T <sub>A</sub> = +25°C	Input offset voltage Input bias current (inverting input) Input bias current (noninverting input) Output logic "0" Output leakage current (logic 1) Quiescent current Power supply sensitivity	Pin 6 I <sub>SINK</sub> = 8mA Pin 6 V <sub>OUT</sub> = 15V +V <sub>CC</sub> and -V <sub>CC</sub> f = DC ±V <sub>CC</sub> = 12VDC to 18VDC		4 40 100 0.4 1.0 ±6.0 ±0.04		*	*	*	*	mV nA nA V μA mA % of FSR/%
2 T <sub>A</sub> = +125°C	Output logic "0"	Pin 6 I <sub>SINK</sub> = 5mA		0.4		*				V
3 T <sub>A</sub> = -55°C	Output logic "0"	Pin 6 I <sub>SINK</sub> = 5mA		0.4		*				V
4 T <sub>A</sub> = +25°C	Gain error, unadjusted Linearity error f <sub>FULL SCALE</sub> = 200kHz 1/  Gain error, unadjusted Linearity error f <sub>FULL SCALE</sub> = 10kHz 1/	f = f <sub>FULL SCALE</sub> = 200kHz f = 200kHz f = 150kHz f = 100kHz f = 50kHz f = 10kHz f = 5kHz f = 1kHz  f = f <sub>FULL SCALE</sub> = 10kHz f = 10kHz f = 7kHz f = 5kHz f = 1kHz f = 0.5kHz f = 0.1kHz		±20 ±200 ±200 ±100 ±100 ±20 ±20 ±20  ±1 ±0.6 ±0.6 ±0.6 ±0.6 ±0.6 ±0.6						kHz Hz Hz Hz Hz Hz Hz Hz kHz Hz Hz Hz Hz Hz Hz
5 T <sub>A</sub> = +125°C	Full scale drift Full scale drift	f = 200kHz 2/ +25°C to +125°C f = 10kHz 2/ +25°C to +125°C	-3.0	+3.0	0	+100				kHz Hz
5U T <sub>A</sub> = +85°C	Full scale drift	f = 10kHz 2/ +25°C to +85°C			0	+60	-30	+90		Hz
6 T <sub>A</sub> = -55°C	Full scale drift Full scale drift	f = 200kHz 2/ -55°C to +25°C f = 10kHz 2/ -55°C to +25°C	-6.4	0	-80	0				kHz Hz
6U T <sub>A</sub> = -25°C	Full scale drift	f = 10kHz 2/ -25°C to +25°C			-50	0	-75	+25		Hz

\* Limits the same as V grade.  
NOTES: 1/ Linearity error is adjusted or normalized to zero at 90% of full scale frequency and at 0.1% of full scale frequency.  
2/ Subtract the frequency at the colder temperature from the frequency at the hotter temperature.

#### 4. PRODUCT ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures are in accordance with MIL-M-38510 and MIL-STD-883, method 5005 except as modified herein.

4.2 Qualification. Qualification is not required unless specifically required by contract or purchase order.

When so required, qualification will be in accordance with the inspection routine of MIL-M-38510, paragraph 4.4.2.1. The inspections to be performed are those specified herein for groups A, B, C, and D inspections (see paragraphs 4.4.1, 4.4.2, 4.4.3, and 4.4.4).

Burr-Brown has performed and successfully completed qualification inspection as described above. The qualification report is available from Burr-Brown.

4.3 Screening. Screening, for the /883B Hi-Rel product designation, is in accordance with MIL-STD-883, method 5004, class B, and is conducted on all devices. The following additional criteria apply:

- a. Interim and final test parameters are specified in Table II. The interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
- b. Burn-in test (MIL-STD-883, method 1015) conditions:
  - (1) Test condition B
  - (2) Test circuit is Figure 5 herein
  - (3)  $T_A = +125^\circ\text{C}$  minimum
  - (4) Test duration is 160 hours minimum
- c. Percent defective allowable (PDA). The PDA, for MIL Hi-Rel Product designations only, is 5 percent based on failures from group A, subgroup 1 test after cool-down as final electrical test in accordance with MIL-STD-883, method 5004, and with no intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from preburn-in screening failures may be excluded from the PDA. If interim electrical parameter test prior to burn-in are omitted, all screening failures shall be included in the PDA. The verified failures of group A, subgroup 1 after burn-in in that lot are used to determine the percent defective for that lot, and the lot is accepted or rejected based on the PDA.
- d. External visual inspection need not include measurement of case and lead dimensions.




FIGURE 5. Test Circuit, Burn-in and Operating Life Test.

4.4 Quality conformance inspection. Groups A and B inspections of MIL-STD-883, method 5005, are performed on each inspection lot. Groups C and D inspections of MIL-STD-883, method 5005, are performed as required by MIL-STD-883.

A report of the most recent groups C and D inspections is available from Burr-Brown.

4.4.1 Group A inspection. Group A inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, Table I and as specified in Table II herein.

4.4.2 Group B inspection. Group B inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, class B.

4.4.3 Group C inspection. Group C inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, and as follows:

- a. Operating life test (MIL-STD-883, method 1005) conditions:
  - (1) Test condition B
  - (2) Test circuit is Figure 5 herein
  - (3)  $T_A = +125^{\circ}\text{C}$  minimum
  - (4) Test duration is 1000 hours minimum
- b. End point electrical parameters are specified in Table II herein.

4.4.4 Group D inspection. Group D inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, and as follows:

- a. End point electrical parameters are specified in Table II herein.

4.5 Methods of examination and test. Methods of examination and test are specified in the appropriate tables. Electrical test circuits are as prescribed herein or in the referenced test methods of MIL-STD-883.

4.5.1 Voltage and current. All voltage values given, except the input offset voltage (or differential voltage) are referenced to the external zero reference level of the supply voltage. Currents given are conventional current and positive when flowing into the referenced terminal.

4.6 Inspection of preparation for delivery. Inspection of preparation for delivery is in accordance with MIL-M-38510, except that the rough handling test does not apply.

## 5. PREPARATION FOR DELIVERY

5.1 Preservation-packaging and packing. Microcircuits are prepared for delivery in accordance with MIL-M-38510.

## 6. NOTES

6.1 Notes. The notes specified in MIL-M-38510 are applicable to this specification.

6.2 Intended use. Microcircuits conforming to this specification are intended for use in applications where the use of screened parts is desirable.

6.3 Ordering data. The contract or order should specify the following:

- a. Complete part number (see paragraph 1.2).
- b. Requirement for certificate of compliance, if desired.

6.4 Microcircuit group assignment. These microcircuits are assigned to Technology Group D as defined in MIL-M-38510, Appendix E.

6.5 Electrostatic sensitivity. Caution - these microcircuits may be damaged by electrostatic discharge. Precautions should be observed at all times.

## 7. DISCUSSION OF SPECIFICATIONS.

7.1 Linearity. Linearity is the maximum deviation of the actual transfer function from the straight line intersecting 90% of the full scale frequency (90% of full scale input) and 0.1% of the full scale frequency ( $\approx$  zero input). Linearity is the true measure of a VFC's performance. Linearity error is a function of the full scale frequency as shown in Figure 6. For a given full scale frequency the linearity error decreases with decreasing operating frequency as shown in Figure 7. To allow the user to benefit with improved linearity at lower frequencies, linearity error is specified in bands of operating frequency (see Table I).

7.2 Frequency stability versus temperature. The full scale frequency drift of the VFC32 versus temperature is shown in Figure 8. The temperature coefficient effects of the external components (especially  $R_1$  and  $C_1$ ) must be added to the drift of the converter.




FIGURE 6. Linearity Error vs Full Scale Frequency.




FIGURE 7. Linearity Error vs Operating Frequency.




FIGURE 8. Full Scale Drift vs Full Scale Frequency.





## 3500/883B SERIES

MODEL NUMBERS:  
3500R/MIL  
3500R/883B  
3500U/883B

REVISION B  
MAY, 1986

# General Purpose - Military OPERATIONAL AMPLIFIER

## FEATURES

- LOW BIAS CURRENT,  $\pm 30$ nA, MAX
- LOW DRIFT,  $\pm 20$  $\mu$ V/ $^{\circ}$ C, MAX
- LOW NOISE, 1.4 $\mu$ V, rms
- WIDE SUPPLY RANGE,  $\pm 3$ VDC to  $\pm 20$ VDC
- INTERNAL COMPENSATION
- HI-REL MANUFACTURE

## APPLICATIONS

- GENERAL PURPOSE AMPLIFIER
- ANALOG COMPUTATION
- PRECISION BUFFER
- LOW DRIFT INTEGRATOR
- BRIDGE AMPLIFIER
- STABLE REFERENCE CIRCUITS

## DESCRIPTION

The 3500 IC op amps are designed for low input current while maintaining slew rate and bandwidth adequate for most applications. The low input bias current is achieved by a unique bias current cancelling circuit. This method insures that the bias current remains low over the full temperature and common-mode voltage ranges. The same circuitry gives the amplifier high impedance, both differential and common-mode.

The 3500 is also a low noise IC op amp. Both current and voltage noise are low, including the low frequency "flicker" and "popcorn" noise which usually prevent the use of IC op amps for low-level signal processing.

The 3500 is internally compensated for unconditional stability for all feedback configurations, even with capacitive loads. The slew rate is independent of supply voltage level. The input stage of the 3500 series exhibits no latch-up when the common-mode voltage range is exceeded. The input impedance remains high with differential inputs as high as  $\pm 30$  volts, thus the amplifier can be used as a sensitive comparator. The output stage is internally current-limited to provide protection against continuous short circuits. The

3500 is interchangeable with 741 type amplifiers but gives greatly improved performance.

These devices are manufactured in a hi-rel environment with clean room conditions which assures "built-in" quality. Each device is 100% internally visually inspected per MIL-STD-883 method 2010 and after the cap is welded on, the balance of the MIL-STD-883 method 5004 class B screening is completed.

They are then processed further by Quality Assurance, performing groups A and B inspections on each inspection lot and groups C and D inspections as required by MIL-STD-883. A report containing the most recent groups A, B, C, and D tests is available for a nominal charge.


The R grade devices offer the best performance over the ambient temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C. However, if the operating ambient temperature range will not exceed  $-25^{\circ}$ C to  $+85^{\circ}$ C, such as with test equipment, the U grade device provides full performance at lower cost.

## DETAILED SPECIFICATION MICROCIRCUITS, LINEAR OPERATIONAL AMPLIFIER MONOLITHIC, SILICON

### 1. SCOPE

1.1 Scope. This specification covers the detail requirements for a monolithic, integrated circuit operational amplifier.

1.2 Part Number. The complete part number is as shown below.



1.2.1 Device type. The device is a single, operational amplifier. Two electrical performance grades are provided, the R grade and the U grade, with the R grade offering the higher electrical performance.

1.2.2 Device class. The device class is similar to the product assurance level class B, as defined in MIL-M-38510.

The Hi-Rel product designator portion of the part number distinguishes the product assurance level as follows.

Hi-Rel product designator	Requirements
$\frac{/883B}{}$	Basic model, plus 100% MIL-STD-883 class B screening with 10% PDA, plus quality conformance inspection (QCI) consisting of Groups A and B on each inspection lot, plus Groups C and D performed as required by MIL-STD-883.
$\frac{/883B}{}$	Basic model, plus 100% MIL-STD-883 class B screening.

1.2.3 Case outline. The case outline (8-lead can) is as defined in Figure 4. The case is metal and is conductive.

1.2.4 Absolute maximum ratings.

Supply voltage range	±20VDC
Input voltage range	±20VDC <sup>1/</sup>
Differential input voltage range	±40VDC <sup>1/</sup>
Storage temperature range	-65°C to +150°C
Output short-circuit duration	Unlimited <sup>2/</sup>
Lead temperature (soldering, 60sec)	300°C
Junction temperature	T <sub>J</sub> = 175°C

1.2.5 Recommended operating conditions.

Supply voltage range	±3VDC to ±20VDC
Ambient temperature range	-55°C to +125°C

1.2.6 Power and thermal characteristics.

Package	Case outline	Maximum allowable power dissipation	Maximum $\theta$ J-C	Maximum $\theta$ C-A
8-lead can	Figure 4	225mW at T <sub>A</sub> = 125°C	70°C/W	220°C/W

<sup>1/</sup> The absolute maximum input voltage is equal to the supply voltage.

<sup>2/</sup> Short circuit may be to ground only. Rating applies to +135°C case temperature or +50°C ambient temperature at ±15VDC supply voltage.

## 2. APPLICABLE DOCUMENTS

2.1 The following documents form a part of this specification to the extent specified herein.

### SPECIFICATION

#### MILITARY

MIL-M-38510 - Microcircuits, general specification for.

### STANDARD

#### MILITARY

MIL-STD-883 - Test methods and procedures for microcircuits.

## 3. REQUIREMENTS

3.1 General. Burr-Brown uses production and test facilities and a quality and reliability assurance program adequate to assure successful compliance with this specification.

3.1.1 Detail specifications. The individual item requirements are specified herein. In the event of conflicting requirements the order of precedence will be the purchase order, this specification, and then the reference documents.

### 3.2 Design, construction, and physical dimensions.

3.2.1 Package, metals, and other materials. The package is in accordance with paragraph 3.5.1 of MIL-M-38510. The exterior metal surfaces are corrosion resistant. The other materials are nonnutritive to fungus as specified in MIL-M-38510.

3.2.2 Design documentation. The design documentation is in accordance with MIL-M-38510.

3.2.3 Internal conductors and internal lead wires. The internal conductors and internal lead wires are in accordance with MIL-M-38510.

3.2.4 Lead material and finish. The lead finish is gold plate. The lead material and finish is solderable per MIL-STD-883, method 2003.

3.2.5 Glassivation. The microcircuit die is glassivated.

3.2.6 Die thickness. The die thickness is in accordance with MIL-M-38510.

3.2.7 Physical dimensions. The physical dimensions are in accordance with paragraph 1.2.3 herein.

3.2.8 Circuit diagram and terminal connections. The circuit diagram and terminal connections are shown in Figure 1.




FIGURE 1. Terminal Connections.

FIGURE 2. Schematic Circuit.

3.3 Electrical performance characteristics. The electrical performance characteristics are as specified in Table I and apply over the full operating ambient temperature range of -55°C to +125°C, unless otherwise specified.

3.3.1 Additional electrical performance characteristics. Electrical performance curves are shown in paragraph 7.

3.3.2 Offset and gain error null. The amplifier is capable of being nulled to zero offset voltage using the circuit in Figure 2. If nulling is unnecessary for the application, delete the potentiometer and make no connections.





FIGURE 2. Offset Null Circuit.

3.3.3 Frequency compensation. No frequency compensation is required. The amplifier is free of oscillation when operated at any gain and when operated in any test condition specified herein.

3.4 Electrical tests. Electrical tests are shown in Table III. The subgroups of Table III which constitute the minimum electrical tests for screening, qualification, and quality conformance, are shown in Table II.

3.5 Marking. Marking is in accordance with MIL-M-38510. The following marking is placed on each microcircuit as a minimum.

- Part number (see paragraph 1.2)
- Inspection lot identification code 1/
- Manufacturer's identification (  )
- Manufacturer's designating symbol (CEBS)
- Country of origin

3.6 Workmanship. These microcircuits are manufactured, processed, and tested in a careful and workmanlike manner. Workmanship is in accordance with good engineering practices, workmanship instructions, inspection and test procedures, and training, prepared in fulfillment of Burr-Brown's product assurance program.

3.6.1 Rework provisions. Rework provisions for the /883B Hi-Rel product designation, including rebonding, are in accordance with MIL-M-38510.

3.7 Traceability. Traceability is in accordance with MIL-M-38510. Each microcircuit is traceable to the production lot and to the component vendor's component lot. Reworked or repaired microcircuits maintain traceability.

3.8 Product and process change. Burr-Brown will not implement any major change to the design, materials, construction, configuration, or manufacturing process which may affect the performance, quality, reliability or interchangeability of the microcircuit without full or partial requalification.

3.9 Screening. Screening is in accordance with MIL-STD-883, method 5004, class B, except as modified in paragraph 4.3 herein.

For the /883B Hi-Rel product designator, all microcircuits will have passed the screening requirements prior to qualification or quality conformance inspection.

3.10 Qualification. Qualification is not required. See paragraph 4.2 herein.

3.11 Quality conformance inspection. Quality conformance inspection for the /883B Hi-Rel product designation is in accordance with MIL-M-38510, except as modified in paragraph 4.4 herein. The microcircuit inspection lot will have passed quality conformance inspection prior to microcircuit delivery.

1: A 4-digit data code, indicating year and week of seal, and a 4- or 4-digit lot identifier are marked on each unit.

TABLE I. Electrical Performance Characteristics.

All characteristics at  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ,  $\pm V_{CC} = 15\text{VDC}$ , unless otherwise specified.

Characteristics	Symbol	Conditions	3500R/MIL 3500R/883B			3500U/883B			Units
			Min	Typ	Max	Min	Typ	Max	
<b>OUTPUT</b>									
Voltage	$V_{O}$	$R_i = 1\text{k}\Omega$	$\pm 10$	$\pm 12$		*	*		V
Current	$I_O$	$R_i = 1\text{k}\Omega$	$\pm 10$			*	*		$\text{mA}$
Resistance	$R_O$			2			*		$\text{k}\Omega$
Current, short circuit	$I_{OS}$	To ground $T_A = 25^{\circ}\text{C}$	$\pm 10$	$\pm 22$		*	*		$\text{mA}$
<b>OPEN-LOOP VOLTAGE GAIN</b>									
	$A_{VS}$	$f = 0\text{Hz}$ , No load	93	106		*	*		dB
<b>DYNAMIC RESPONSE</b>									
Bandwidth	BW	Unity gain $T_A = 25^{\circ}\text{C}$	1	1.5	2	*	*	*	MHz
		$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	0.75	1.2		*	*	*	MHz
Bandwidth, full power	$BW_{FP}$	$T_A = 25^{\circ}\text{C}$	10	25		*	*	*	kHz
Slew rate	SR	$T_A = 25^{\circ}\text{C}$	0.6	1.2		*	*	*	$\text{V}/\mu\text{sec}$
		$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	0.4			*	*	*	$\text{V}/\mu\text{sec}$
<b>INPUT</b>									
Offset voltage	$V_{IO}$	$V_{CM} = 0$ $T_A = 25^{\circ}\text{C}$		$\pm 2$	$\pm 5$		*	*	mV
Offset voltage temperature sensitivity	$\Delta V_{IO}/\Delta T$	$-25^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$			$\pm 20$			$\pm 20$ $\pm 60$	$\mu\text{V}/^{\circ}\text{C}$ $\mu\text{V}/^{\circ}\text{C}$
Bias current	$I_B$	$V_{CM} = 0$ $T_A = 25^{\circ}\text{C}$		$\pm 10$	$\pm 30$		*	*	nA
Bias current temperature sensitivity	$\Delta I_B/\Delta T$	$-25^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$			$\pm 1.5$			$\pm 1.0$ $\pm 3.0$	$\text{nA}/^{\circ}\text{C}$ $\text{nA}/^{\circ}\text{C}$
Offset current	$I_{IO}$	$V_{CM} = 0$ $T_A = 25^{\circ}\text{C}$		$\pm 10$	$\pm 30$		*	*	nA
Offset current temperature sensitivity	$\Delta I_{IO}/\Delta T$	$-25^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ $T_A = 25^{\circ}\text{C}$		$\pm 0.7$	$\pm 1.5$		$\pm 0.5$	$\pm 1.0$ $\pm 3.0$	$\text{nA}/^{\circ}\text{C}$ $\text{nA}/^{\circ}\text{C}$
Power supply rejection	PSRR			$\pm 40$			*	*	$\mu\text{V}/\text{V}$
Common-mode voltage range	CMV	Linear operation $T_A = 25^{\circ}\text{C}$	$\pm 11$	$\pm 12$		*	*		V
Common-mode rejection	CMR	$V_{CM} = \pm 10\text{V}$ $T_A = 25^{\circ}\text{C}$ $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	90	100		*	*		dB
Impedance	$Z_{IS}$	$T_A = 25^{\circ}\text{C}$				*	*		$\Omega \parallel \text{pF}$ $\Omega \parallel \text{pF}$
Noise voltage	$e_n$	0.3Hz to 10kHz $T_A = 25^{\circ}\text{C}$		2	3		*	*	$\mu\text{V}$ , p-p
		10Hz to 10kHz $T_A = 25^{\circ}\text{C}$		1.4	2		*	*	$\mu\text{V}$ , rms
Noise, current	$i_n$	0.3Hz to 10kHz $T_A = 25^{\circ}\text{C}$		200	300		*	*	pA, p-p
		10Hz to 10kHz $T_A = 25^{\circ}\text{C}$		35	100		*	*	pA, rms
<b>POWER SUPPLY</b>									
Quiescent current	$I_Q$	$T_A = 25^{\circ}\text{C}$		$\pm 2.5$	$\pm 3.5$		*	*	mA
<b>TEMPERATURE RANGE (ambient)</b>									
Operating			-55		+125	-55		+125	$^{\circ}\text{C}$
Storage			-65		+150	-65		+150	$^{\circ}\text{C}$

\*Specifications the same as 3500R/883B.

TABLE II. Electrical Test Requirements.

(The individual tests within the subgroups appear in Table III.)

MODELS	3500R/ 3500U/883B	
	3500R/ 3500U/883B	3500U/883B
<b>MIL-STD-883 Test Requirement (class B)</b>	SUBGROUPS (see Table III)	
Interim electrical parameters (pre burn-in)(method 5004)	1	1
Final electrical test parameters (method 5004)	1*, 2, 4, 5, 6	1*, 2, 2U, 4, 5, 6
Group A test requirements (method 5005)	1, 2, 4, 5, 6	1
Groups C and D end point electrical parameters (method 5005)	1	1
Additional electrical subgroups for group C inspections	7	7

\*PDA applies to subgroup 1 (see 4.3d)

TABLE III. Group A Inspection

Subgroup	Symbol	MIL-STD-883 method or equivalent	Conditions $\pm V_{CC} = 15V$ unless otherwise specified	Limits				Units
				3500R/MIL 3500R/883B		3500U/883B		
				Min	Max	Min	Max	
1 $T_A = 25^\circ C$	$V_{IO}$	4001	$V_{CM} = \pm 10V$		$\pm 5$		$\pm 5$	mV
	$I_B$	4001			$\pm 30$		$\pm 30$	nA
	$I_{IO}$	4001			$\pm 30$		$\pm 30$	nA
	$I_Q$	4005			$\pm 3.5$		$\pm 3.5$	mA
	CMR	4003		90		90	dB	
2 $T_A = +125^\circ C$ to $T_A = -55^\circ C$	$\Delta V_{IO}/\Delta T$	4001			$\pm 20$			$\mu V/^\circ C$
	$\Delta I_B/\Delta T$	4001			$\pm 1.5$			nA/^\circ C
	$\Delta I_{IO}/\Delta T$	4001			$\pm 1.5$			nA/^\circ C
2A $T_A = +85^\circ C$ to $T_A = -25^\circ C$	$\Delta V_{IO}/\Delta T$	4001					$\pm 20$	$\mu V/^\circ C$
	$\Delta I_B/\Delta T$	4001					$\pm 1.0$	nA/^\circ C
	$\Delta I_{IO}/\Delta T$	4001					$\pm 1.0$	nA/^\circ C
4 $T_A = 25^\circ C$	$A_{VS}$	4004	$f = 0Hz$ , no load	93		93		dB
	SR	4002		0.6		0.6		V/ $\mu sec$
5 $T_A = +125^\circ C$	$A_{VS}$	4004	$f = 0Hz$ , no load	93		93		dB
	SR	4002	$G = +1$ , $\Delta V_{CC} = 10V$ , $R_1 = 1k\Omega$	0.4		0.4		V/ $\mu sec$
6 $T_A = -55^\circ C$	$A_{VS}$	4004	$f = 0Hz$ , no load	93		93		dB
	SR	4002	$G = +1$ , $\Delta V_{CC} = 10V$ , $R_1 = 1k\Omega$	0.4		0.4		V/ $\mu sec$
7 $T_A = 25^\circ C$	$e_n$		0.3Hz to 10Hz		3			$\mu V$ , p-p
			10Hz to 10kHz		2			$\mu V$ , rms
	$i_n$		0.3Hz to 10Hz		300			pA, p-p
			10Hz to 10kHz		100			pA, rms

#### 4. PRODUCT ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures are in accordance with MIL-M-38510 and MIL-STD-883, method 5005, class B, except as modified herein.

4.2 Qualification. Qualification is not required unless specifically required by contract or purchase order.

Burr-Brown has performed and successfully completed qualification inspection as described below. The qualification report is available from Burr-Brown.

When so required, qualification will be in accordance with the inspection routine of MIL-M-38510, paragraph 4.4.2.1. The inspections to be performed are those specified herein for groups A, B, C, and D inspections (see paragraphs 4.4.1, 4.4.2, 4.4.3, and 4.4.4).

4.3 Screening. Screening is in accordance with MIL-STD-883, method 5004, class B, and is conducted on all devices prior to qualification and quality conformance inspection. The following additional criteria apply:

- a. Constant acceleration test (MIL-STD-883, method 2001) is test condition D, Y<sub>1</sub> axis only.
- b. Interim and final test parameters are specified in Table II. The interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
- c. Burn-in test (MIL-STD-883, method 1015) conditions:
  - (1) Test condition B
  - (2) Test circuit is Figure 3 herein
  - (3) T<sub>A</sub> = +125°C minimum
  - (4) Test duration is 160 hours minimum
- d. Percent defective allowable (PDA). The PDA, for the /MIL Hi-Rel product designation only, is 5 percent based on failures from group A, subgroup 1 test after cool-down as final electrical test in accordance with MIL-STD-883, method 5004, and with no intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from preburn-in screening failures may be excluded from the PDA. If interim electrical parameter test prior to burn-in are omitted, all screening failures shall be included in the PDA. The verified failures of group A, subgroup 1 after burn-in in that lot are used to determine the percent defective for that lot, and the lot is accepted or rejected based on the PDA.
- e. External visual inspection need not include measurement of case and lead dimensions.




FIGURE 3 Test Circuit, Burn-in and Operating Life Test.

4.4 Quality conformance inspection. Groups A and B inspections of MIL-STD-883, method 5005, are performed on each inspection lot. Groups C and D inspections of MIL-STD-883, are performed as required by MIL-STD-883, or purchase order.

A report of the most recent groups C and D inspections is available from Burr-Brown.

4.4.1 Group A inspection. Group A inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, and as follows:

- a. Tests are specified in Table II herein.
- b. Tests previously performed as part of final electrical test need not be repeated.

4.4.2 Group B inspection. Group B inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, class B.

4.4.3 Group C inspection. Group C inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, and as follows:

- a. Operating life test (MIL-STD-883, method 1005) conditions:
  - (1) Test condition B
  - (2) Test circuit is Figure 3 herein
  - (3) T<sub>A</sub> = 125°C minimum
  - (4) Test duration is 1000 hours minimum
- b. End point electrical parameters are specified in Table II herein.
- c. Additional electrical subgroups are specified in Table II herein.

4.4.4 Group D inspection. Group D inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, and as follows:

a. end point electrical parameters are specified in Table II herein.

4.5 Methods of examination and test. Methods of examination and test are specified in the appropriate tables. Electrical test circuits are as prescribed herein or in the referenced test methods of MIL-STD-883.

4.5.1 Voltage and current. All voltage values given, except the input offset voltage (or differential voltage) are referenced to the external zero reference level of the supply voltage. Currents given are conventional current and positive when flowing into the referenced terminal.

4.6 Inspection of preparation for delivery. Inspection of preparation for delivery is in accordance with MIL-M-38510, except that the rough handling test does not apply.

## 5. PREPARATION FOR DELIVERY

5.1 Preservation-packaging and packing. Microcircuits are prepared for delivery in accordance with MIL-M-38510.

## 6. NOTES

6.1 Notes. The notes specified in MIL-M-38510 are applicable to this specification.

6.2 Intended use. Microcircuits conforming to this specification are intended for use in applications where the use of screened parts is desirable.


6.3 Ordering data. The contract or order should specify the following:

- a. Complete part number (see paragraph 1.2)
- b. Requirement for certificate of compliance, if desired.

6.4 Substitutability. Microcircuits furnished under this specification are similar to Burr-Brown model 3500.

6.5 Microcircuit group assignment. These microcircuits are assigned to Technology Group D as defined in MIL-M-38510, Appendix E.

6.6 Electrostatic sensitivity. These microcircuits may be damaged by electrostatic discharge. Electrostatic sensitive precautions should be observed at all times.



### NOTE:

Leads in true position within 0.10" (25mm) R at MMC at seating place.

Pin numbers shown for reference only.

Numbers may not be marked on package.

Weight: 3 grams max.













DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.4C
B	.305	.335	7.75	8.51
C	.185	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	--	12.7	--
L	.110	.160	2.79	4.06
M	45° BASIC		45° BASIC	
N	.095	.105	2.41	2.67

FIGURE 4. Case Outline (TO-99 Package Configuration).



## 7. ELECTRICAL PERFORMANCE CURVES.

(Typical at  $T_A = +25^\circ\text{C}$  and  $\pm V_{CC} = 15\text{VDC}$  unless otherwise specified).



## 8. APPLICATIONS INFORMATION

**8.1 Offset Adjustment.** The input offset voltage of the Model 3500 may be adjusted to zero by connecting a 50k $\Omega$  potentiometer between pins 1 and 5 with the wiper arm connected to negative supply (Figure 5a). This provides an adjustment range of approximately  $\pm 10\text{mV}$ . This offset control is optional and may be omitted if the specified offset is considered sufficiently low.

Adjustment of the input offset voltage of the 3500 will affect the voltage drift to some extent. A rough "rule-of-thumb" is  $\pm 3\mu\text{V}/^\circ\text{C}$  change of drift for each 1.0mV of offset adjustment. This is true of other IC op amps, such as the 741, 101, etc., but is usually masked by the greater drift of these units. However, in low drift amplifiers, this effect must be considered. By use of a transistor as in Figure 5b the effect of the offset adjustment on drift can be substantially reduced (by approximately a factor of six).




FIGURE 5. Offset Adjustment Techniques.

**8.2 Bias Current Effects.** Input bias current of the amplifier creates additional offset voltages by flowing in the impedances of the signal source and the feedback network. Although the bias currents of the 3500 are quite small, their effects may be appreciable when these impedances are large. The bias currents at the two inputs tend to be equal and the difference current smaller than either. Thus equalizing the resistance from each input to common, as in Figure 6, is an effective means of reducing DC offset due to bias current.




FIGURE 6. Minimization of Bias Current Effects.

**8.3 Operation on a Single Supply.** Although virtually any op amp can be operated on a single supply if input and output voltage limitations are observed, the Model 3500 is particularly suitable for such use. Its wide supply range of  $\pm 3\text{VDC}$  to  $\pm 20\text{VDC}$  translates to a single supply operating range of 6VDC to 40VDC, plus or minus. Two possible modes of operation on a single supply are shown in Figure 7. The following conditions must be observed to keep the amplifier within its linear region of operation.

- 1)  $+2 < V_o < (V_{cc} - 2)$
- 2)  $+3 < V_{IN} < (V_{cc} - 3)$ . Figure 7b.

When operating on a single supply ( $+V_{cc}$ ), shorting the output to common is equivalent to a short to supply and the internal power dissipation is approximately twice that which occurs for a short to common with balanced supplies of  $\pm(V_{cc}/2)$ . This dissipation may exceed safe limits for single supply voltages greater than 20V and must be prevented by use of a series limiting resistor or other device, if short circuit protection is desired.





FIGURE 7. Operation on a Single Supply.

**8.4 Wiring Precautions.** In order to prevent high frequency oscillations due to lead inductance the power supply leads should be bypassed. This should be done by connecting a 10μF tantalum capacitor in parallel with a 0.001μF ceramic capacitor from pins 7 and 4 to the power supply common.

**8.5 Typical Applications.**





## 3510/883B SERIES

MODEL NUMBER: 3510VM/883B

REVISION C  
MAY, 1986

### Very Low Drift Military OPERATIONAL AMPLIFIER

#### FEATURES

- VERY LOW DRIFT,  $\pm 2\mu\text{V}/^\circ\text{C}$  max
- VERY LOW OFFSET,  $\pm 120\mu\text{V}$  max
- LOW BIAS CURRENT,  $\pm 25\text{nA}$  max
- HIGH OPEN-LOOP GAIN, 120dB min
- HIGH CMR, 110dB min

#### DESCRIPTION

High overall accuracy is offered by Burr-Brown's 3510 Operational Amplifier. It's designed expressly for use in high gain analog circuits where very-low drift and high accuracy are essential requirements.

This precision instrumentation grade op amp provides an economical method to maintain high circuit accuracy and reliability over temperature ranges from  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ .

Additional performance features of the 3510 include high open-loop gain, extremely low initial offset voltage, high CMR, very low thermal feedback, low input bias current and very low voltage drift vs temperature.


Burr-Brown's rigid control of monolithic processing and its rigid quality control standards result in very low voltage and current noise in the 3510. It's specifically designed for use in low level analog signal processing. Performance specifications are met exactly by precision trimming at the wafer level with complete testing before shipment.

# DETAILED SPECIFICATION MICROCIRCUITS, LINEAR OPERATIONAL AMPLIFIER MONOLITHIC, SILICON

## 1. SCOPE

1.1 Scope. This specification covers the detail requirements for a monolithic, low offset voltage drift, integrated circuit operational amplifier.

1.2 Part number. The complete part number is as shown below.



1.2.1 Device type. The device is a single, operational amplifier.

1.2.2 Device class. The device class is similar to the class B product assurance level as defined in MIL-M-38510. The Hi-Rel product designator portion of the part number distinguishes the product assurance level as follows:

<u>Hi-Rel Product Designator</u>	<u>Requirements</u>
/883B	Standard model plus 100% MIL-STD-883 class B screening, with 10% PDA, plus quality conformance inspection (QCI) consisting of Groups A and B performed on each inspection lot, plus Groups C and D performed as required by MIL-STD-883.

1.2.3 Case outline. The case outline (8-lead can) is as defined in Figure 5. The case is metal and is conductive.

1.2.4 Absolute maximum ratings.

Supply voltage range	±20VDC
Input voltage range	±20VDC <sup>1/</sup>
Differential input voltage range	±40VDC <sup>1/</sup>
Storage temperature range	-65°C to +150°C
Output short-circuit duration	Unlimited <sup>2/</sup>
Lead temperature (soldering, 60sec)	300°C
Junction temperature	T <sub>J</sub> = 175°C

1.2.5 Recommended operating conditions.

Supply voltage range	±3VDC to ±20VDC
Ambient temperature range	-55°C to +125°C

1.2.6 Power and thermal characteristics.

<u>Package</u>	<u>Case outline</u>	<u>Maximum allowable power dissipation</u>	<u>Maximum θJ-C</u>	<u>Maximum θJ-A</u>
8-lead can	Figure 5	225mW at T <sub>A</sub> = 125°C	70°C/W	220°C/W

## 2. APPLICABLE DOCUMENTS

2.1 The following documents form a part of this specification to the extent specified herein.

### SPECIFICATION MILITARY

MIL-M-38510 – Microcircuits, general specification for.

### STANDARD MILITARY

MIL-STD-883 – Test methods and procedures for microcircuits.

## 3. REQUIREMENTS

3.1 General. Burr-Brown uses production and test facilities and a quality and reliability assurance program adequate to assure successful compliance with this specification.

<sup>1/</sup> The absolute maximum input voltage is equal to the supply voltage.

<sup>2/</sup> Short circuit may be to ground only. Rating applies to +135°C case temperature or +50°C ambient temperature at ±15VDC supply voltage.

3.1.1 Detail specifications. The individual item requirements are specified herein. In the event of conflicting requirements, the order of precedence will be the purchase order, this specification, and then the reference documents.

3.2 Design, construction, and physical dimensions.

3.2.1 Package, metals, and other materials. The packages, metal surfaces, and other materials are in accordance with MIL-M-38510.

3.2.2 Design documentation. The design documentation is in accordance with MIL-M-38510.

3.2.3 Internal conductors and internal lead wires. The internal conductors and internal lead wires are in accordance with MIL-M-38510.

3.2.4 Lead material and finish. The lead material and finish is in accordance with MIL-M-38510 and is solderable per MIL-STD-883, method 2003.

3.2.5 Glassivation. The microcircuit die is glassivated.

3.2.6 Die thickness. The die thickness is in accordance with MIL-M-38510.

3.2.7 Physical dimensions. The physical dimensions are in accordance with paragraph 1.2.3 herein.

3.2.8 Circuit diagram and terminal connections. The circuit diagram and terminal connections are shown in Figure 1.




FIGURE 1. Terminal Connections.

3.2.9 Schematic circuit. A simplified schematic circuit is shown in Figure 2.




FIGURE 2. Schematic Circuit.

3.3 Electrical performance characteristics. The electrical performance characteristics are specified in Table I and apply over the full operating ambient temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , unless otherwise specified.

TABLE I. Electrical Performance Characteristics.

Characteristics	Symbol	Conditions: ( $\pm V_{CC} = 15\text{V}$ , unless otherwise specified)	3510VM/883B Limits		Units
			Min	Max	
Input offset voltage	$V_{IO}$	$T_A = 25^{\circ}\text{C}$ $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$		$\pm 120$ $\pm 350$	$\mu\text{V}$ $\mu\text{V}$
Input offset voltage temperature sensitivity (unnull'd $V_{IO}$ )	$\frac{\Delta V_{IO}}{\Delta T}$	$\Delta T_A$ from $-55^{\circ}\text{C}$ to $+25^{\circ}\text{C}$ $\Delta T_A$ from $+25^{\circ}\text{C}$ to $+125^{\circ}\text{C}$		$\pm 2$ $\pm 2$	$\mu\text{V}/^{\circ}\text{C}$ $\mu\text{V}/^{\circ}\text{C}$
Input offset current	$I_{IO}$	$T_A = 25^{\circ}\text{C}$ $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$		$\pm 15$ $\pm 55$	$\text{nA}$ $\text{nA}$
Input offset current temperature sensitivity	$\frac{\Delta I_{IO}}{\Delta T}$	$\Delta T_A$ from $-55^{\circ}\text{C}$ to $+25^{\circ}\text{C}$ $\Delta T_A$ from $+25^{\circ}\text{C}$ to $+125^{\circ}\text{C}$		$\pm 0.4$ $\pm 0.4$	$\text{nA}/^{\circ}\text{C}$ $\text{nA}/^{\circ}\text{C}$
Input bias current	$I_{IB}$	$T_A = 25^{\circ}\text{C}$ $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$		$\pm 25$ $\pm 85$	$\text{nA}$ $\text{nA}$
Input bias current temperature sensitivity	$\frac{\Delta I_{IB}}{\Delta T}$	$\Delta T_A$ from $-55^{\circ}\text{C}$ to $+25^{\circ}\text{C}$ $\Delta T_A$ from $+25^{\circ}\text{C}$ to $+125^{\circ}\text{C}$		$\pm 0.6$ $\pm 0.6$	$\text{nA}/^{\circ}\text{C}$ $\text{nA}/^{\circ}\text{C}$
Power supply rejection ratio	+PSRR	$+V_{CC} = 10\text{V}$ $-V_{CC} = -15\text{V}$ $T_A = 25^{\circ}\text{C}$		3	$\mu\text{V}/\text{V}$
Power supply rejection ratio	-PSRR	$+V_{CC} = 15\text{V}$ $-V_{CC} = -10\text{V}$ $T_A = 25^{\circ}\text{C}$		3	$\mu\text{V}/\text{V}$
Input voltage common-mode rejection	CMR	$V_{CM} = -10\text{V}$ to $+10\text{V}$ $T_A = 25^{\circ}\text{C}$	110		$\text{dB}$
Adjustment for input offset voltage	$V_{IO}$ ADJ ( $\pm$ )		$\pm 1.5$		$\text{mV}$
Output short circuit current (for positive output)	$I_{OS (+)}$	$+25^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ $-55^{\circ}\text{C} \leq T_A \leq +25^{\circ}\text{C}$	10 10	30 40	$\text{mA}$ $\text{mA}$
Output short circuit current (for negative output)	$I_{OS (-)}$	$+25^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ $-55^{\circ}\text{C} \leq T_A \leq +25^{\circ}\text{C}$	10 10	30 40	$\text{mA}$ $\text{mA}$
DC power dissipation (quiescent)	$P_D$	$\pm V_{CC} = 20\text{V}$ $T_A = -55^{\circ}\text{C}$ $T_A = +25^{\circ}\text{C}$ $T_A = +125^{\circ}\text{C}$		170 150 130	$\text{mW}$ $\text{mW}$ $\text{mW}$
Single-ended input impedance (noninverting input)	$Z_{IS1}$	$T_A = 25^{\circ}\text{C}$ $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	1.5 1.0		$\text{M}\Omega$ $\text{M}\Omega$
Single-ended input impedance (inverting input)	$Z_{IS2}$	$T_A = 25^{\circ}\text{C}$ $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	1.5 1.0		$\text{M}\Omega$ $\text{M}\Omega$
Output voltage swing (maximum)	$V_{OM}$	$R_L = 10\text{k}\Omega$ $R_L = 1\text{k}\Omega$	$\pm 11$ $\pm 10$		$\text{V}$ $\text{V}$
Open-loop voltage gain (single-ended) 1/	$A_{VS} (\pm)$	$R_L = 2\text{k}\Omega$ $f = 0\text{Hz}$ $T_A = 25^{\circ}\text{C}$ $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	120 114		$\text{dB}$ $\text{dB}$
Open-loop voltage gain (single-ended) 1/	$A_{VS} (\pm)$	$R_L = 2\text{k}\Omega$ $f = 0\text{Hz}$ $\pm V_{CC} = 3\text{V}$ $T_A = 25^{\circ}\text{C}$	95		$\text{dB}$
Bandwidth, unity gain, small signal	BW	$T_A = 25^{\circ}\text{C}$	0.25		$\text{MHz}$
Slew rate	SR ( $\pm$ )	$V_{OUT} = \pm 10\text{V}$ , $R_L = 1\text{k}\Omega$ , $A = +10$ , $T_A = 25^{\circ}\text{C}$	0.5		$\text{V}/\mu\text{sec}$
Bandwidth, full power	$BW_{FP}$	$V_{OUT} = \pm 10\text{V}$ , $R_L = 1\text{k}\Omega$ , $A = +10$ , $T_A = 25^{\circ}\text{C}$ 2/	7		$\text{kHz}$
Input noise voltage	$e_n$	$T_A = 25^{\circ}\text{C}$ 0.1Hz to 10Hz $f_n = 1\text{kHz}$		4.0 25	$\mu\text{V}$ , pk-pk $\text{nV}/\sqrt{\text{Hz}}$
Input noise current	$i_n$	$T_A = 25^{\circ}\text{C}$ 0.1Hz to 10Hz $f_n = 1\text{kHz}$		250 0.7	$\text{pA}$ , pk-pk $\text{pA}/\sqrt{\text{Hz}}$

1/ Note that gain is not specified at  $V_{IO}$  ADJ extremes. Some gain reduction is usually seen at  $V_{IO}$  ADJ extremes.

2/ This parameter is untested. It is guaranteed by the slew rate test.

**3.3.1 Offset and gain error null.** The amplifier is capable of being nulled to zero offset voltage using the circuit in Figure 3.





FIGURE 3. Offset Null Circuit.

**3.3.2 Frequency compensation.** The amplifier is free of oscillation when operated at a gain of 10 or greater with no external compensation and a source resistance of  $\leq 10k\Omega$  and when operated in any test condition specified herein.

**3.4 Electrical tests.** Electrical tests are shown in Table II. The subgroups of Table III which constitute the minimum electrical tests for screening, qualification, and quality conformance, are shown in Table II.

**3.5 Marking.** Marking is in accordance with MIL-M-38510. The following marking is placed on each microcircuit as a minimum.

- a. Part number (see paragraph 1.2)
- b. Inspection lot identification code <sup>1/</sup>
- c. Manufacturer's identification (  )
- d. Manufacturer's designating symbol (CEBS)
- e. Country of origin

**3.6 Workmanship** These microcircuits are manufactured, processed, and tested in a careful and workmanlike manner. Workmanship is in accordance with good engineering practices, workmanship instructions, inspection and test procedures, and training, prepared by Burr-Brown in fulfillment of the product assurance program.

**3.6.1 Rework provisions.** Rework provisions, including rebonding for the /883B product designation, are in accordance with MIL-M-38510.

**3.7 Traceability.** Traceability for the /883B product designation is in accordance with MIL-M-38510. Each microcircuit is traceable to the production lot and to the component vendor's component lot.

**3.8 Product and process change.** Burr-Brown will not implement any major change to the design, materials, construction, configuration, or manufacturing processes which may affect the performance, quality, reliability or interchangeability of the microcircuit without full or partial requalification.

**3.9 Screening.** Screening is in accordance with method 5004 of MIL-STD-883; class B, except as modified in paragraph 4.3 herein. All microcircuits will have passed the screening requirements prior to qualification or quality conformance inspection.

**3.10 Qualification.** Qualification is not required. See paragraph 4.2 herein.

**3.11 Quality conformance inspection.** Quality conformance inspection, for the /883B product designation, is in accordance with MIL-M-38510, except as modified in paragraph 4.4 herein. The microcircuit inspection lot will have passed quality conformance inspection prior to microcircuit delivery.

TABLE II. Electrical Test Requirements.

(The individual tests within the subgroups appear in Table III).

MIL-STD-883 requirements (class B)	3510VM/883B
Interim electrical parameters (pre burn-in)(method 5004)	1A
Final electrical test parameters (method 5004)	1A*, 2A, 3A, 4A
Group A test requirements (method 5005)	1A, 2A, 3A, 4A, 7
Groups C and D end point electrical parameters (method 5005)	1
Additional electrical subgroups for Group C inspections	1C, 2C, 3C, 4C, 5, 6

\*PDA applies to subgroup 1 (see 4.3.c)

<sup>1/</sup> A 4-digit code, indicating year and week of seal, and a 4- or 5-digit lot identifier are marked on each unit.



TABLE III. Group A Inspection.

Subgroup	Symbol	MIL-STD-883 method or equivalent	Conditions $\pm V_{CC} = 15V$ , unless otherwise specified	3510VM/883B		Units
				Limits		
				Min	Max	
1A $T_A = 25^\circ C$	$V_{IO}$	4001	$+V_{CC} = 10V, -V_{CC} = -15V$ $+V_{CC} = 15V, -V_{CC} = -10V$ $V_{CM} = -10V$ to $+10V$ 5sec. min 2/ 5sec. min 2/		$\pm 120$	$\mu V$
	$I_{IO}$	4001			$\pm 15$	nA
	$I_{IB}$	4001			$\pm 25$	nA
	+PSRR	4003			3	$\mu V/V$
	-PSRR	4003			3	$\mu V/V$
	CMR	4003		110		dB
	$I_{OS(+)} \downarrow$	3011		10	30	mA
$I_{OS(-)} \downarrow$	3011	10	30	mA		
$F_D$	4005			105	mW	
$V_{IO ADJ}$				$\pm 1.5$	mV	
1C $T_A = 25^\circ C$	$Z_{IS1}$			1.5		M $\Omega$
	$Z_{IS2}$			1.5		M $\Omega$
2A $T_A = 125^\circ C$	$V_{IO}$	4001	$\frac{\Delta V_{IO}}{\Delta T} = \frac{V_{IO}(\text{test 13}) - V_{IO}(\text{test 1})}{100^\circ C}$  $\frac{\Delta I_{IB}}{\Delta T} = \frac{I_{IB}(\text{test 15}) - I_{IB}(\text{test 3})}{100^\circ C}$  $\frac{\Delta I_{IO}}{\Delta T} = \frac{I_{IO}(\text{test 17}) - I_{IO}(\text{test 2})}{100^\circ C}$		$\pm 350$	$\mu V$
	$\Delta V_{IO}/\Delta T$				$\pm 2$	$\mu V/^\circ C$
	$I_{IB}$	4001			$\pm 50$	nA
	$\Delta I_{IB}/\Delta T$				$\pm 0.6$	nA/ $^\circ C$
$I_{IO}$	4001			$\pm 20$	nA	
$\Delta I_{IO}/\Delta T$				$\pm 0.4$	nA/ $^\circ C$	
2C $T_A = 125^\circ C$	$V_{IO ADJ}$			$\pm 1.5$		mV
	$Z_{IS1}$			1.0		M $\Omega$
	$Z_{IS2}$			1.0		M $\Omega$
3A $T_A = -55^\circ C$	$V_{IO}$	4001	$\frac{\Delta V_{IO}}{\Delta T} = \frac{V_{IO}(\text{test 22}) - V_{IO}(\text{test 1})}{80^\circ C}$  $\frac{\Delta I_{IB}}{\Delta T} = \frac{I_{IB}(\text{test 24}) - I_{IB}(\text{test 3})}{80^\circ C}$  $\frac{\Delta I_{IO}}{\Delta T} = \frac{I_{IO}(\text{test 26}) - I_{IO}(\text{test 2})}{80^\circ C}$		$\pm 310$	$\mu V$
	$\Delta V_{IO}/\Delta T$				$\pm 2$	$\mu V/^\circ C$
	$I_{IB}$	4001			$\pm 85$	nA
	$\Delta I_{IB}/\Delta T$				$\pm 0.6$	nA/ $^\circ C$
$I_{IO}$	4001			$\pm 55$	nA	
$\Delta I_{IO}/\Delta T$				$\pm 0.4$	nA/ $^\circ C$	
3C $T_A = -55^\circ C$	$V_{IO ADJ}$			$\pm 1.5$		mV
	$Z_{IS1}$			1.0		M $\Omega$
	$Z_{IS2}$			1.0		M $\Omega$
4A $T_A = 25^\circ C$	$V_{OM}$	4004	$R_L = 10k\Omega, \pm V_{CC} = 20V$ $R_L = 1k\Omega$ $R_L = 2k\Omega, V_{OUT} = \pm 10V, f = 0Hz$ $V_{OUT} = \pm 10V, R_L = 1k\Omega, A = +10$		$\pm 16$	V
	$V_{OM}$	4004			$\pm 10$	V
	$A_{VS}$	4004			120	dB
	SR( $\pm$ )	4002			0.5	V/ $\mu sec$
4C $T_A = 25^\circ C$	$A_{VS}$		$\pm V_{CC} = 3V, R_L = 1k\Omega$	95		dB
5 $T_A = 125^\circ C$	$A_{VS}$		$R_L = 1k\Omega, V_{OUT} = \pm 10V$	114		dB
6 $T_A = -55^\circ C$	$A_{VS}$		$R_L = 1k\Omega, V_{OUT} = \pm 10V$	114		dB
7 $T_A = 25^\circ C$	$e_n$		$f_n = 0.1Hz$ to $10Hz$ $f_n = 0.1Hz$ to $10Hz$	4.0		$\mu V$ , pk-pk
	$i_n$			250		pA, pk-pk

## NOTES:

- 1/ Due to significant power dissipation and associated device heating, these tests shall always be the last tests performed in any given sequence, followed by operational verification.
- 2/ The five second minimum test duration for  $I_{OS}$  test shall apply only for group A sampling inspections. For screening final electrical test, test duration for  $I_{OS}$  may be reduced to be consistent with automated test procedures.
- 3/ This parameter is untested. It is guaranteed by the conditions of the slow rate test.

#### 4. PRODUCT ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures are in accordance with MIL-M-38510 and method 5005 of MIL-STD-883, except as modified herein.

4.2 Qualification. Qualification is not required unless specifically required by contract or purchase order. When so required, qualification will be in accordance with the inspection routine of MIL-M-38510, paragraph 4.4.2.1. The inspections to be performed are those specified herein for groups A, B, C and D inspections (see paragraphs 4.4.1, 4.4.2, 4.4.3, and 4.4.4).

Burr-Brown has performed and successfully completed qualification inspection as described above. The qualification report is available from Burr-Brown.

4.3 Screening. Screening is in accordance with method 5004 of MIL-STD-883, class B, and is conducted on all devices. The following additional criteria apply:

- a. Interim and final electrical parameters are specified in Table II. The interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
- b. Burn-in test (method 1015 of MIL-STD-883) conditions:
  - (1) Test condition B
  - (2) Test circuit is Figure 4 herein
  - (3)  $T_A = +125^\circ\text{C}$  minimum
  - (4) Test duration is 160 hours minimum
- c. Percent defective allowable (PDA). The PDA for the /MIL product designation only, is 5 percent based on failures from group A, subgroup 1A test after cooldown as final electrical test in accordance with method 5004 of MIL-STD-883, and with no intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from pre burn-in screening may be excluded from the PDA. If interim electrical parameter tests prior to burn-in are omitted, then all screening failures are included in the PDA. The verified failures of group A, subgroup 1A after burn-in in that lot are used to determine the percent defective for that lot, and the lot is accepted or rejected based on the PDA.
- d. External visual inspection need not include measurement of case and lead dimensions.




FIGURE 4. Test Circuit, Burn-in and Operating Life Test.

4.4 Quality conformance inspection. Groups A and B inspections of method 5005, MIL-STD-883, are conducted on each inspection lot. Groups C and D inspections of method 5005, MIL-STD-883, are performed as required by MIL-STD-883.

A report of the most recent groups C and D inspections is available from Burr-Brown.

4.4.1 Group A inspection. Group A inspection consists of the test subgroups and LTPD values shown in Table I of method 5005 of MIL-STD-883 and as specified in Table II herein.

4.4.2 Group B inspection. Group B inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, class B.

4.4.3 Group C inspection. Group C inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, class B, and as follows:

- a. Steady state life test (method 1005 of MIL-STD-883) conditions:
  - (1) Test condition B
  - (2) Test circuit is Figure 4 herein
  - (3)  $T_A = +125^\circ\text{C}$  minimum
  - (4) Test duration is 1000 hours minimum
- b. End point electrical parameters are specified in Table II herein.

4.4.4 **Group D inspection.** Group D inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005 and as follows:

a. End point electrical parameters are specified in Table II herein.

4.4.5 **Inspection of packaging.** Inspection of packaging is in accordance with MIL-M-38510.

4.5 **Methods of examination and test.** Methods of examination and test are specified in the appropriate tables. Electrical test circuits are as prescribed herein or in the referenced test methods of MIL-STD-883.

4.5.1 **Voltage and current.** All voltage values given, except the input offset voltage (or differential voltage), are referenced to the external zero reference level of the supply voltage. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 **Packaging requirements.** The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

6.1 **Notes.** The notes specified in MIL-M-38510 are applicable to this specification.


6.2 **Intended use.** Microcircuits conforming to this specification are intended for use in applications where the use of screened parts is desirable.

6.3 **Ordering data.** The contract or purchase order should specify the following:

- a. Complete part number (see paragraph 1.2).
- b. Requirement for certificate of compliance, if desired.

6.4 **Microcircuit group assignment.** These microcircuits are assigned to Technology Group D as defined in MIL-M-38510-, Appendix E.

6.5 **Electrostatic sensitivity.** CAUTION—these microcircuits may be damaged by electrostatic discharge. Precautions should be observed at all times.



NOTE:  
Leads in true position within .010"  
(.25mm) R at MMC at seating plane.  
Pin numbers shown for reference only.  
Numbers may not be marked on package.  
Weight: 3 grams max.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.165	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.200 BASIC		5.08 BASIC	
H	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	--	12.7	--
L	.110	.160	2.79	4.06
M	45° BASIC		45° BASIC	
N	.095	.105	2.41	2.67

FIGURE 5. Case Outline (TO-99 Package Configuration).



## 4213/883B SERIES

### MODEL NUMBERS:

4213WM/883B 4213VM/MIL  
4213WM 4213VM/883B  
4213UM/883B 4213VM  
4213UM

REVISION C  
MAY, 1986

## Military MULTIPLIER - DIVIDER

### FEATURES

- HI REL MANUFACTURE
- ACCURATE
  - ±1/2% TOTAL ERROR (W grade)
  - ±1% TOTAL ERROR (V and U grades)
- 4-QUADRANT MULTIPLICATION  
2-QUADRANT DIVISION
- NO EXTERNAL COMPONENTS NECESSARY
- DIFFERENTIAL INPUT
- MIL-STD-883B SCREENING
- -55°C TO +125°C SPECIFICATIONS

### DESCRIPTION

The 4213/883B Series is a high performance, precision multiplier/divider with a total full scale error of  $\pm 1/2\%$  or  $\pm 1\%$ . It is intended for transducer and analog computation applications; it will also square, square root, and perform trigonometric computations. It has differential inputs and is ideal for instrumentation applications. The operating range is  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . The 4213/883B is a hybrid micro-circuit consisting of a monolithic bipolar IC and a precision laser-trimmed thin-film network. It is assembled into a hermetic TO-100 (10-lead can).

These devices are manufactured on a separate Hi-Rel manufacturing line with impeccable clean room conditions which assures "built-in" quality and provides for a long product life.

The 4213/883B Series is available in three electrical performance grades. The W grade features premium accuracy ( $\pm 1/2\%$  total error,  $\pm 50\text{mV}$  feedthrough, and  $\pm 25\text{mV}$  offset error). The V grade features  $\pm 1\%$  total error,  $\pm 100\text{mV}$  feedthrough, and  $\pm 30\text{mV}$  offset

error. The U grade has excellent performance from  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  and is also specified from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . U grade applications include test equipment, shipboard, ground support, and industrial applications where operation is normally between  $-25^{\circ}\text{C}$  and  $+85^{\circ}\text{C}$  and full temperature operation must be assured.


Two product assurance levels are available: standard, and /883B. The standard models have many MIL-STD0883 screens performed routinely. The /883B suffixed devices feature Hi-Rel manufacture, 100% screening per MIL-STD-883 method 5008 class B, and a 10% PDA. Quality assurance further processes /883B devices, performing group A and B inspections on each inspection lot and group C and D inspections as required by MIL-STD-883. A report containing the most recent group A, B, C, and D tests is available for a nominal charge.

**DETAILED SPECIFICATION  
MICROCIRCUITS, LINEAR  
MULTIPLIER  
HYBRID, SILICON**

**1. SCOPE**

1.1 Scope. This specification covers the detail requirements for a precision, integrated circuit multiplier.

1.2 Part Number. The complete part number is as shown below.



1.2.1 Device type. The device is a single, four-quadrant, analog multiplier; it will also function as a single, two-quadrant, analog divider, a squarer, a square rooter, etc. (see paragraph 8.3). Three electrical performance grades are provided. The W grade features premium accuracy of  $\pm 1/2\%$  total error,  $\pm 50\text{mV}$  feedthrough and  $\pm 25\text{mV}$  offset error. The V grade features  $\pm 1\%$  total error,  $\pm 100\text{mV}$  feedthrough and  $\pm 30\text{mV}$  offset error. The U grade features excellent performance from  $-25^\circ\text{C}$  to  $+85^\circ\text{C}$  and guarantees performance from  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ .

Electrical specifications are shown in Table I. Electrical tests are shown in Tables II and III.

1.2.2 Device Class. The device class is similar to the hybrid class (class B) product assurance level, as defined in MIL-M-38510. The Hi-Rel product designator portion of the part number distinguishes the product assurance level as follows:

<u>Hi-Rel product designator</u>	<u>Requirements</u>
/MIL	Standard model, plus 100% MIL-STD-883 hybrid class screening, with 10% PDA, plus quality conformance inspection (QCI) consisting of Groups A and B performed on each inspection lot, plus Groups C and D performed as required by MIL-STD-883.
(none)	Standard model, including 100% electrical testing

1.2.3 Case outline. The case outline is A-2 (10-lead can, TO-100) as defined in MIL-M-38510, Appendix C. The case is metal and is conductive.

1.2.4 Absolute maximum ratings.

Supply voltage range	$\pm 20\text{VDC}$
Input voltage range (X, Y, and Z inputs)	$\pm 20\text{VDC}$ <sup>1/</sup>
Differential input voltage (X, Y, and Z inputs)	$\pm 40\text{VDC}$ <sup>1/</sup>
Storage temperature range	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
Output short-circuit duration	Unlimited <sup>2/</sup>
Lead temperature (soldering, 60sec)	$300^\circ\text{C}$
Junction temperature	$T_J = 175^\circ\text{C}$

<sup>1/</sup> The absolute maximum input voltage is equal to the supply voltage.

<sup>2/</sup> Short circuit may be to ground only. Rating applies to  $+125^\circ\text{C}$  case temperature or  $+75^\circ\text{C}$  ambient temperature at  $\pm 15\text{VDC}$  supply voltage.

1.2.5 Recommended operating conditions.

Supply voltage range .....	$\pm 8.5\text{VDC}$ to $\pm 20\text{VDC}$
Ambient temperature range .....	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
Input voltage range ( $\pm V_{CC} = 15\text{VDC}$ ) .....	$\pm 10\text{VDC}$

1.2.6 Power and thermal characteristics.

Package	Case outline	Maximum allowable power dissipation	Maximum $\theta$ J-C	Maximum $\theta$ J-A
10-lead can (TO-100)	A-2	225mW at $T_A = 125^{\circ}\text{C}$	$70^{\circ}\text{C/W}$	$220^{\circ}\text{C/W}$

2. APPLICABLE DOCUMENTS

2.1 The following documents form a part of this specification to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, general specification for.

STANDARD

MILITARY

MIL-STD-883 - Test methods and procedures for microcircuits.

3. REQUIREMENTS

3.1 General. Burr-Brown uses production and test facilities and a quality and reliability assurance program adequate to assure successful compliance with this specification.

3.1.1 Detail specifications. The individual item requirements are specified herein. In the event of conflicting requirements, the order of precedence will be the purchase order, this specification, and then the reference documents.

3.2 Design, construction, and physical dimensions.

3.2.1 Package, metals, and other materials. The package is in accordance with paragraph 3.5.1 of MIL-M-38510, except that organic and polymeric materials are used for die attach. The exterior metal surfaces are corrosion resistant. The other materials are nonnutritive to fungus as specified in MIL-M-38510.

3.2.2 Design documentation. The design documentation is in accordance with MIL-M-38510.

3.2.3 Internal conductors and internal lead wires. The internal conductors and internal lead wires are in accordance with MIL-M-38510.

3.2.4 Lead material and finish. The lead material is kovar type (type A). The lead finish is gold plate with nickel underplating. The lead material and finish is in accordance with MIL-M-38510 and is solderable per MIL-STD-883, method 2003.

3.2.5 Glassivation. The dice utilized are glassivated.

3.2.6 Die thickness. The die thickness is in accordance with MIL-M-38510.

3.2.7 Physical dimensions. The physical dimensions are in accordance with paragraph 1.2.3 herein.

3.2.8 Circuit diagram and terminal connections. The circuit diagram and terminal connections are shown in Figure 1.




FIGURE 1. Functional Circuit Diagram and Terminal Connections.

3.3 Electrical performance characteristics. The electrical performance characteristics are as specified in Table I and apply over the full operating ambient temperature range of -55°C to +125°C, unless otherwise specified.

TABLE I. Electrical Performance Characteristics.

All characteristics  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $\pm V_{CC} = 15\text{VDC}$ , unless otherwise noted.

CHARACTERISTICS	SYMBOL	CONDITIONS	LIMITS									UNITS
			4212WM/683B 4213WM			4213VM/683B 4213VM			4213UM/683B 4213UM			
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>ACCURACY</b>												
Total Error	$E_T$	Each quadrant $T_A = +25^\circ\text{C}$ $-25^\circ\text{C}$ to $+85^\circ\text{C}$ $T_A = -55^\circ\text{C}$ $T_A = +125^\circ\text{C}$			1/2			1			1	$\pm\%$ of FSR
					3			3			2	$\pm\%$ of FSR
					4			4			4	$\pm\%$ of FSR
											8	$\pm\%$ of FSR
Feedthrough X Input	$FT_X$	$V_X = 20\text{V}$ , p-p $V_Y = 0$ , $f = 50\text{Hz}$ $T_A = +25^\circ\text{C}$ $-55^\circ\text{C}$ to $+125^\circ\text{C}$	30	50		30	100				100	$\pm\text{mV}$ , p-p
Y Input	$FT_Y$	$V_X = 0$ , $f = 50\text{Hz}$ $V_Y = 20\text{V}$ , p-p $T_A = +25^\circ\text{C}$ $-55^\circ\text{C}$ to $+125^\circ\text{C}$	25	40		25	80				200	$\pm\text{mV}$ , p-p
											80	$\pm\text{mV}$ , p-p
											180	$\pm\text{mV}$ , p-p
Nonlinearity X Input	$LIN_X$	$V_X = 20\text{V}$ , p-p, $V_Y = \pm 10\text{V}$ $T_A = +25^\circ\text{C}$		0.08			*				*	$\pm\%$ of FSR
Y Input	$LIN_Y$	$V_Y = 20\text{V}$ , p-p, $V_X = \pm 10\text{V}$ $T_A = +25^\circ\text{C}$		0.01			*				*	$\pm\%$ of FSR
<b>INPUT</b>												
Input Resistance	$R_{IN}$	X, Y, Z inputs, pin 9 open	3.5	10		*	*	*	*	*	*	$\text{M}\Omega$
Input Bias Current	$I_{IB}$	X, Y, Z inputs $T_A = +25^\circ\text{C}$ $-55^\circ\text{C}$ to $+125^\circ\text{C}$		1.4	2.5			*		*	*	$\mu\text{A}$
					6			*		*	*	$\mu\text{A}$
Input Voltage Range	$V_{IN}$	Rated Operation	$\pm 10$			*		*		*		V
Common-mode Rejection	CMR	$+10\text{V}$ , $-6\text{V}$	60			*		*		*		dB
<b>DYNAMIC CHARACTERISTICS</b>												
Small Signal Bandwidth $\pm 3\text{dB}$	$BW_{3\text{dB}}$	X and Y inputs $T_A = +25^\circ\text{C}$	450	550		*	*	*	*	*	*	kHz
Bandwidth $\pm 1$ flatness	$BW_{1\%}$	X and Y inputs $T_A = +25^\circ\text{C}$	70			*		*		*		kHz
Full Power Bandwidth	$BW_{FP}$	$T_A = +25^\circ\text{C}$	130			*		*		*		kHz
Slew Rate	SR	X and Y inputs $T_A = +25^\circ\text{C}$	20			*		*		*		V/ $\mu\text{sec}$
<b>OUTPUT</b>												
Output Voltage	$V_{OM}$	$R_L = 2\text{k}\Omega$ , $C_L = 1000\text{pF}$	10			*	*	*	*	*	*	$\pm\text{V}$
Output Resistance	$R_O$	Closed loop		1.5	10			*		*	*	$\Omega$
Output Noise	N	$T_A = +25^\circ\text{C}$ 1Hz to 10kHz 1Hz to 10MHz			200			*		*	*	$\mu\text{V}$ , rms
					1000			*		*	*	$\mu\text{V}$ , rms
Output Offset Error 1/	$V_{OO}$	$T_A = +25^\circ\text{C}$ $-25^\circ\text{C}$ to $+85^\circ\text{C}$ $-55^\circ\text{C}$ to $+125^\circ\text{C}$			25			30			50	$\pm\text{mV}$
		$-25^\circ\text{C}$ to $+85^\circ\text{C}$ $-55^\circ\text{C}$ to $+125^\circ\text{C}$			100			100			100	$\pm\text{mV}$
Output Offset Error Temperature Sensitivity	$\frac{\Delta V_{OO}}{\Delta T}$	$-25^\circ\text{C}$ to $+85^\circ\text{C}$ $-55^\circ\text{C}$ to $+125^\circ\text{C}$			1.0			1.0			1.7	$\pm\text{mV}/^\circ\text{C}$
					2.0						2.0	$\pm\text{mV}/^\circ\text{C}$
Short Circuit Current	$I_{OS}$	$T_A = +25^\circ\text{C}$ $-55^\circ\text{C}$ to $+125^\circ\text{C}$	5		20	*	*	*	*	*	*	mA
			5		30	*	*	*	*	*	*	mA
<b>POWER SUPPLY</b>												
Power Supply Range			8.5	15	20	*	*	*	*	*	*	$\pm\text{V}$
Power Dissipation, Quiescent		$T_A = +25^\circ\text{C}$ $-55^\circ\text{C}$ to $+125^\circ\text{C}$		150	180			*		*	*	mW
					225			*		*	*	mW
<b>TEMPERATURE RANGE (AMBIENT)</b>												
Operating			-55		+125	*		*	*	*	*	$^\circ\text{C}$
Storage			-65		+150	*		*	*	*	*	$^\circ\text{C}$

\*Specifications same as 4213WM

NOTE:

1/ Externally adjustable to zero.

3.3.1 Additional electrical performance characteristics. Electrical performance curves are shown in paragraph 7.

3.3.2 Transfer functions. The transfer functions for multiplier and divider connections are shown in Figure 2.




FIGURE 2. Transfer Functions.

3.3.3 Output offset error null. The multiplier is capable of being nulled to zero offset error using the circuit in Figure 3.




FIGURE 3. Offset Null Circuit.

3.4 Electrical tests. Electrical tests requirements are specified in Table II, which constitute the minimum electrical tests for screening, qualification, and quality conformance, are shown in Table II.

TABLE II. Electrical Test Requirements.  
(The individual tests within the subgroups appear in Table III)

MODELS	4213WM/883B 4213WM	4213VM/883B 4213VM	4213UM/883B 4213UM
<b>MIL-STD-883 TEST REQUIREMENTS (HYBRID CLASS)</b>		Subgroups (see Table III)	
Interim electrical parameters (Pre burn-in) (method 5008)	1	1	1
Final electrical test parameters (method 5008)	1, 2, 3, 4, 5, 6	1, 2, 3, 4, 5, 6	1, 2, 2U, 3, 3U, 4, 4U, 5, 5U, 6, 6U
Group A test requirements (method 5008)	1, 2, 3, 4, 4A, 5, 6	1, 2, 3, 4, 5, 6	1, 2, 2U, 3, 3U, 4, 4U, 5, 5U, 6, 6U
Group C end point electrical parameters (method 5008)	1	1	1
Additional electrical subgroups performed prior to Group C inspections	1C, 2C, 3C, 5C, 6C, 7C	1C, 2C, 3C, 5C, 6C, 7C	1C, 2C, 3C, 5C, 6C, 7C


\*PDA applies to subgroup 1 (see 4.3.d)



TABLE III. Group A Inspection.

SUBGROUP	PARAMETER SYMBOL	CONDITIONS $\pm V_{CC} = 15VDC$ , pin 9 open unless otherwise specified	LIMITS						UNITS
			4213 V GRADE		4213 W GRADE		4213 U GRADE		
			MIN	MAX	MIN	MAX	MIN	MAX	
1 $T_A = +25^\circ C$	$V_{OO}$ $I_{IB}$ $P_D$	$X_1$ Input		$\pm 30$ 2.5 180		$\pm 25$ 2.5 180		$\pm 50$ 2.5 180	mV $\mu A$ mW
1C $T_A = +25^\circ C$	CMR $R_{IN}$ $R_o$ $I_o$	$X = Y = +10V$ to $-6V$	60 3.5 5	10 20					dB M $\Omega$ $\Omega$ mA
2 $T_A = +125^\circ C$	$V_{OO}$			$\pm 100$		$\pm 100$			mV
2U $T_A = +85^\circ C$	$V_{OO}$						$\pm 100$		mV
2C $T_A = +125^\circ C$	$I_{IB}$ $\frac{\Delta V_{OO}}{\Delta T}$ $P_D$ CMR	$X_1$ Input $\frac{\Delta V_{OO}}{\Delta T} = \frac{V_{OO} (+125^\circ C) - V_{OO} (+25^\circ C)}{100^\circ C}$		6 $\pm 1$ 225					$\mu A$ mV/ $^\circ C$ mW dB
3 $T_A = -55^\circ C$	$V_{OO}$	$X = Y = +10V$ to $-6V$	60	$\pm 100$		$\pm 100$			mV
3U $T_A = -25^\circ C$	$V_{OO}$						$\pm 100$		mV
3C $T_A = -55^\circ C$	$I_{IB}$ $\frac{\Delta V_{OO}}{\Delta T}$ $P_D$ CMR	$X_1$ Input $\frac{\Delta V_{OO}}{\Delta T} = \frac{V_{OO} (-55^\circ C) - V_{OO} (+25^\circ C)}{80^\circ C}$	60	6 $\pm 1$ 225					$\mu A$ mV/ $^\circ C$ mW dB
4 $T_A = +25^\circ C$	$E_T$ FTX FTY	Each quadrant $X = 20V$ , p-p; $Y = 0$ ; $f = 50Hz$ $X = 0$ ; $Y = 20V$ , p-p; $f = 50Hz$		$\pm 1$ 100 80		$\pm 1/2$ 50 40		$\pm 1$ 100 80	% mV, p-p mV, p-p
4A $T_A = +25^\circ C$	VOM	$R_L = 2k\Omega$ , $C_L = 1000pF$		$\pm 10$					V
5 $T_A = +125^\circ C$	$E_T$	Each quadrant		$\pm 4$		$\pm 4$			%
5U $T_A = +85^\circ C$	$E_T$	Each quadrant					$\pm 2$		%
5C $T_A = +125^\circ C$	VOM FTX FTY	$R_L = 2k\Omega$ , $C_L = 1000pF$ $X = 20V$ , p-p; $Y = 0$ ; $f = 50Hz$ $X = 0$ ; $Y = 20V$ , p-p; $f = 50Hz$		$\pm 10$ 200 180					V mV, p-p mV, p-p
6 $T_A = -55^\circ C$	$E_T$	Each quadrant		$\pm 3$		$\pm 3$			%
6U $T_A = -25^\circ C$	$E_T$	Each quadrant					$\pm 2$		%
6C $T_A = -55^\circ C$	VOM FTX FTY	$R_L = 2k\Omega$ , $C_L = 1000pF$ $X = 20V$ , p-p; $Y = 0$ ; $f = 50Hz$ $X = 0$ ; $Y = 20V$ , p-p; $f = 50Hz$		$\pm 10$ 200 180					V mV, p-p mV, p-p
7C $T_A = +25^\circ C$	BW <sub>1%</sub> BW <sub>1%</sub> SR SR BW <sub>3dB</sub> BW <sub>3dB</sub> BW <sub>FP</sub> N N	$X = 20V$ , p-p; $Y = 10V$ $X = 10V$ ; $Y = 20V$ , p-p $X = +20V$ -step; $Y = 10V$ ; $R_L = 2k\Omega$ $X = 10V$ ; $Y = +20V$ -step; $R_L = 2k\Omega$ $X = 1V$ , rms; $Y = 10V$ $X = 10V$ ; $Y = 1V$ , rms $R_L = 20k\Omega$ , $V_o = \pm 10V$ $f_B = 1Hz$ to $10kHz$ $f_B = 1Hz$ to $10MHz$	70 70 20 20 450 450 130						kHz kHz V/ $\mu sec$ V/ $\mu sec$ kHz kHz kHz $\mu V$ , rms $\mu V$ , rms

3.5 Marking. Marking is in accordance with MIL-M-38510. The following marking is placed on each microcircuit as a minimum.

- a. Part number (see paragraph 1.2)
- b. Inspection lot identification code 1/
- c. Manufacturer's identification (  )
- d. Manufacturer's designating symbol (CEBS)
- e. Country of origin

3.6 Workmanship. These microcircuits are manufactured, processed, and tested in a careful and workmanlike manner. Workmanship is in accordance with good engineering practices, workmanship instructions, inspection and test procedures, and training, prepared in fulfillment of Burr-Brown's product assurance program.

3.6.1 Rework provisions. Rework provisions, for the /883B Hi-Rel product designation, are in accordance with MIL-M-38510.

3.7 Traceability. Traceability is in accordance with MIL-M-38510. Each microcircuit is traceable to the production lot and to the component vendor's component lot. Reworked or repaired microcircuits maintain traceability.

3.8 Product and process change. Burr-Brown will not implement any major change to the design, materials, construction, configuration, or manufacturing process which may affect the performance, quality, reliability or interchangeability of the microcircuit without full or partial requalification.

3.9 Screening. Screening for the /883B Hi-Rel product designation, is in accordance with MIL-STD-883, method 5008, class B, except as modified in paragraph 4.3 herein.

For the standard model, Hi-Rel product designation (none), routine manufacturing processing includes Burr-Brown internal visual inspection, and stabilization bake, fine leak, gross leak, burn-in (72 hours, performed preselect), constant acceleration (condition D) and external visual inspection per MIL-STD-883, method 2009.

For the /883B Hi-Rel product designation, all microcircuits will have passed the screening requirements prior to qualification or quality conformance inspection.

3.10 Qualification. Qualification is not required. See paragraph 4.2 herein.

3.11 Quality conformance inspection. Quality conformance inspection, for the /883B Hi-Rel product designation, is in accordance with MIL-M-38510, except as modified in paragraph 4.4 herein. The microcircuit inspection lot will have passed quality conformance inspection prior to microcircuit delivery.




FIGURE 4. Test Circuit for Total Error.

1/ A 4-digit date code, indicating year and week of seal and a 4- or 5-digit lot identifier are marked on each unit.

**PROCEDURE:**

1. Set  $V_x = V_y = +10.000\text{VDC} \pm 1\text{mV}$ , measure  $E_o = E_{o1}$ .
2. Set  $V_x = V_y = -10.000\text{VDC} \pm 1\text{mV}$ , measure  $E_o = E_{o2}$ .
3. Set  $V_x = +10.000\text{VDC} \pm 1\text{mV}$  and  $V_y = -10.000\text{VDC} \pm 1\text{mV}$ , measure  $E_o = E_{o3}$ .
4. Set  $V_x = -10.000\text{VDC} \pm 1\text{mV}$  and  $V_y = +10.000\text{VDC} \pm 1\text{mV}$ , measure  $E_o = E_{o4}$ .
5. Calculate  $V_{o1} = |E_{o1} - 10|$ ,  $V_{o2} = |E_{o2} - 10|$ ,  $V_{o3} = |E_{o3} + 10|$  and  $V_{o4} = |E_{o4} + 10|$ .
6.  $V_{ox}$  is the largest of  $V_{o1}$ ,  $V_{o2}$ ,  $V_{o3}$  or  $V_{o4}$ .

$$E_T(\%) = \frac{V_{ox}}{10} \times 100$$

**4. PRODUCT ASSURANCE PROVISIONS**

4.1 Sampling and inspection. Sampling and inspection procedures are in accordance with MIL-M-38510 and MIL-STD-883, method 5008 except as modified herein.

4.2 Qualification. Qualification is not required unless specified by contract or purchase order. When so required, qualification will be in accordance with the inspection routine of MIL-M-38510, paragraph 4.4.2.1. The inspections to be performed are those specified herein for groups A, B, C, and D inspections (see paragraphs 4.4.1, 4.4.2, 4.4.3, and 4.4.4). Burr-Brown has performed and successfully completed qualification inspection as described above. The qualification report is available from Burr-Brown.

4.3 Screening. Screening, for the /883B Hi-Rel product designation, is in accordance with MIL-STD-883B, method 5008, class B, and is conducted on all devices. The following additional criteria apply:

- a. Constant acceleration test (MIL-STD-883, method 2001) is test condition D,  $Y_1$  axis only.
- b. Interim and final test parameters are specified in Table II. The interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
- c. Burn-in test (MIL-STD-883, method 1015) conditions:
  - (1) Test condition B
  - (2) Test circuit is Figure 5 herein
  - (3)  $T_A = +125^\circ\text{C}$  minimum
  - (4) Test duration is 160 hours minimum
- d. Percent defective allowable (PDA). The PDA, for the /883B Hi-Rel product designation only, is 10 percent and includes both parametric and catastrophic failures. It is based on failures from group A, subgroup 1 test after cool-down as final electrical test in accordance with MIL-STD-883, method 5008, and with no intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from preburn-in screening failures may be excluded from the PDA. If interim electrical parameter tests prior to burn-in are omitted, all screening failures shall be included in the PDA. The verified failures of group A, subgroup 1 after burn-in in that lot are used to determine the percent defective for that lot, and the lot is accepted or rejected based on the PDA.
- e. External visual inspection need not include measurement of case and lead dimensions.




FIGURE 5. Test Circuit, Burn-in and Operating Life Test.

4.4 Quality conformance inspection. Groups A and B inspections of MIL-STD-883, method 5005, are performed on each inspection lot. Groups C and D inspections of MIL-STD-883, are performed as required by MIL-STD-883.

A report of the most recent groups C and D inspections is available from Burr-Brown.

4.4.1 Group A inspection. Group A inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, and as specified in Table II herein.

4.4.2 Group B inspection. Group B inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, class B.

4.4.3 Group C inspection. Group C inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, class B, and as follows:

a. Operating life test (MIL-STD-883, method 1005) conditions:

- (1) Test condition B
- (2) Test circuit is Figure 5 herein
- (3)  $T_A = 125^\circ\text{C}$  minimum
- (4) Test duration is 1000 hours minimum

b. End point electrical parameters are specified in Table II herein.

c. Additional electrical subgroups are specified in Table II herein.

4.4.4 Group D inspection. Group D inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008.

4.5 Methods of examination and test. Methods of examination and test are specified in the appropriate tables. Electrical test circuits are as prescribed herein or in the referenced test methods of MIL-STD-883.

4.5.1 Voltage and current. All voltage values given, except the input offset voltage (or differential voltage) are referenced to the external zero reference level of the supply voltage. Currents given are conventional current and positive when flowing into the referenced terminal.

## 5. PREPARATION FOR DELIVERY

5.1 Preservation-packaging and packing. Microcircuits are prepared for delivery in accordance with MIL-M-38510.

## 6. NOTES

6.1 Notes. The notes specified in MIL-M-38510 are applicable to this specification.

6.2 Intended use. Microcircuits conforming to this specification are intended for use in applications where the use of screened parts is desirable.

6.3 Ordering data. The contract or order should specify the following:

- a. Complete part number (see paragraph 1.2)
- b. Requirement for certificate of compliance, if desired.

6.4 Definitions.

Total error. Total error ( $E_T$ ) is the difference between the actual output voltage and the ideal output voltage expressed as a percentage of the maximum output voltage, 10 volts. It is the sum of the individual errors and includes feedthrough and output offset voltage.

Feedthrough. Feedthrough ( $FT_X$  or  $FT_Y$ ) is the output voltage when the ideal output voltage is zero (i.e.,  $X = 0$ ,  $Y = \pm V$  or  $X = \pm V$ ,  $Y = 0$ ).










6.5 Microcircuit group assignment. These microcircuits are assigned to Technology Group I as defined in MIL-M-38510, Appendix E.

6.6 Electrostatic sensitivity. These microcircuits may be damaged by electrostatic discharge. Electrostatic sensitive precautions should be observed at all times.

6.7 Power Supply Sequencing. Apply, and remove, both supplies together. Alternatively, apply the positive supply first. Permanent damage may occur if the minus supply is applied with an input greater than +6VDC.

## 7. ELECTRICAL PERFORMANCE CURVES.

(Typical at  $T_A = +25^\circ\text{C}$  and  $\pm V_{CC} = 15\text{VDC}$  unless otherwise specified.)



## 8. APPLICATIONS INFORMATION

8.1 **Power supply decoupling.** For optimum performance and to prevent frequency instability due to power supply lead inductance, each power supply should be decoupled by connecting a  $1\mu\text{F}$  tantalum capacitor from each power supply pin to ground (power supply common).

8.2 **Capacitive loads.** Stable operation is maintained with capacitive loads up to  $1000\text{pF}$ , except for the square root mode which is limited to  $50\text{pF}$ . Higher capacitive loads can be driven if a  $100\Omega$  resistor is connected in series with the output for isolation.

### 8.3 Typical Applications.

8.3.1 **Multiplication.** The basic connection for four-quadrant multiplication is shown in Figures 2a and 2b. Optional offset nulling is shown in Figure 3. Feedthrough may be minimized by applying an external nulling voltage to the X and/or Y input, as appropriate. Usually, the nulling voltage is applied to  $X_2$  or  $Y_2$ . If  $Z_2$  input is not used, it should be grounded.

Figure 6 shows how to achieve a scale factor larger than 0.1 (i.e., a denominator less than 10). A larger scale factor is electrically advantageous in some applications, but this has the disadvantage of proportionately increasing the output offset voltage. Note, the offset may be nulled as shown in Figure 3. Also, the small signal bandwidth is reduced to about 50kHz.




FIGURE 6. Connection for Unity Scale Factor.

8.3.2 Division. The basic connection for two-quadrant division is shown in Figure 2c. Divider error is approximately

$$\epsilon_{\text{divider}} = \frac{10\epsilon_{\text{multiplier}}}{X_1 - X_2}$$

Note, the divider error will become very large for small values of  $(X_1 - X_2)$ . A 10 to 1 denominator range is a practical limit.

8.3.3 Squaring. The basic connection is shown in Figure 7.




FIGURE 7. Squaring Connection.

8.3.4 Square Root. Figure 8 shows the connection for taking the square root of the voltage  $V_{Z1} - V_{Z2}$ . The diode prevents a latching condition which could occur if the input momentarily changed polarity. The load resistance  $R_L$  must be in the range of  $10k\Omega \leq R_L \leq 1M\Omega$  to provide the current necessary to operate the diode. The output offset should be nulled for optimum performance; allow the input to be its smallest expected value and adjust  $R_1$  for the proper output voltage. The square root mode accuracy is then approximately that of the multiply mode.




FIGURE 8. Square Root Connection.

8.3.5 Percent. The circuit of Figure 9 has a sensitivity of 1V/% and is capable of measuring 10% deviations. Wider deviation can be measured by decreasing the ratio of  $R_2/R_1$ .




FIGURE 9. Percentage Computation.

8.3.6 Sine Function Generator. The circuit in Figure 10 uses implicit feedback to implement the following sine function approximation:  $V_o = (1.5715V_1 - 0.004317V_1^3) / (1 + 0.001398V_1^2) = 10 \sin(9V_1)$ .




FIGURE 10. Sine Function Generator.

8.3.7 Single-phase Power Measurement. Figure 11 shows a circuit for measurement of single-phase instantaneous and real power.





FIGURE 11. Single-Phase Instantaneous and Real Power Measurement.





# BS9000 PRODUCTS



In the early 1980s Burr-Brown Corporation made the strategic decision to extend its international operations and invest in a manufacturing and design facility in Europe.

In 1982 the Corporation staffed and equipped a 30,000-square-foot facility at Kirkton Campus Science Park in Livingston, Scotland. The facility incorporates 10,000 square feet of class 10,000 clean area and the most modern test, laser, assembly and reliability equipment then available.

The facility was designed from conception as a location where high-quality, high-reliability components would be designed and manufactured. The vehicle chosen to demonstrate and promote this concept of high-quality, high-reliability components was BS9000/CECC.


In December 1983 Burr-Brown Limited gained systems approval, via Route 2 to BS90000 and CECC90,000.

BSI registration number is	1247/M
CECC registration number is	M/123/CECC/UK
Factory Code is	BBM

Burr-Brown supplies precision components in total compliance with the stringent "harmonized assessed quality systems" BS9000 and CECC. The award of a "Route 2 Systems" approval by the British Standards Institution to the UK-based European manufacturing facility makes Burr-Brown the first manufacturer to offer traditional and specialized circuit functions to meet these internationally recognized assessed quality systems.

The user has a choice of all electrical performance grades across the 0/+70°C, -25/+85°C and -55/+125°C temperature ranges. Each temperature range and grade combination is offered in conjunction with four application categories from benign to aerospace environmental requirements.

## PROCEDURE FOR QUALIFICATION APPROVAL



## BS9000, CECC, IECQ

BS9000 is the United Kingdom national specification system for the quality assurance of electronic components. The CECC system is operated in the UK and Europe and the IECQ system is operated in the UK and internationally. However, within the UK, increasing emphasis is being placed on the CECC system to facilitate interchangeability of components throughout western Europe.

BS9000, CECC, IECQ are the quality assurance systems for the specification approval and release of electronic components. Requirements which must be met by participants in the systems are defined so that component purchasers can be sure of getting exactly what they have specified. In other words, electronic components are supplied by quality-assured sources.

In the UK, all three systems are operated by the British Standards Institution (BSI). In the case of CECC and IECQ, BSI acts on behalf of the relevant governing bodies—CECC for Europe and IECQ internationally.

An independent inspection authority—the National Standards Inspectorate (NSI)—is responsible for the assessment of manufacturers within the UK for all three systems.

The NSI undertakes all assessment and surveillance duties required by the three systems on behalf of all users. These include organizations involved in the manufacture of military, industrial and commercial systems as well as government bodies—for instance, the Ministry of Defense.


Their recommendations are submitted to BSI, which grants final approval.

## COMPONENT QUALIFICATION

Three production lots using dice from three different wafer fabrication runs of each product type to be qualified are assembled and tested. Results are recorded. The products are then subjected to Groups A, B and C testing with results being recorded at various pre-determined points. From the results a "Qualification Test Report" is created and submitted, along with a full component specification, to NSI for approval. NSI audits the Report and Specification and, if satisfactory, issues component approval. **The component specification is now 'frozen' and may not be revised without NSI approval.**

## MAINTENANCE OF QUALIFICATION

All BS/CECC components must be manufactured using assessed and qualified dice (see Figure 1). Samples are removed from all production lots and retained for extended life testing. Certified Test Records (CTRs) are created and maintained continuously and submitted to NSI annually. NSI also monitors the manufacturer's control system on a random basis using the approved Quality Manual as the control document. If the random audits and CTRs are acceptable to the published quality standards, qualification is maintained.




**FIGURE 1. Manufacturers' Flow for Assessed Products.**

**RELATED DOCUMENTS**

- BS 2011 Basic environmental test procedures.
- BS 3934 Dimensions of semiconductor devices.
- BS 6001 Sampling procedures and table for inspection by attributes.
- BS 9000 General requirements for electronic components of assessed quality.
- BS 9400 Integrated electronic circuits of assessed quality: generic data and methods of test.
- PD 9002 Qualified Products List for electronic components of assessed quality.

**Fully Assessed Dice**



Sample Tests to Groups A, B, C, D as appropriate

NOTE: The procedures specify the minimum screening requirements for each category.  
Additional screens may be added according to customer requirements; e.g., PIND testing, shock, etc.

\*Not required by B.S. but carried out 100% by Burr-Brown.

**FIGURE 2. Screening Procedure Options.**

<b>Operation</b>	<b>BS9000, S2</b>	<b>MIL-STD-883, Revision B, Class B</b>	<b>MIL-STD-883, Revision C, Class B</b>
Pre-Cap Inspection	BS9400 1-2-10 Level B	Method 2010 Condition B	Method 2010 Condition B
Stabilization Bake	BS9400 1-2-6-3 (150°C for 24hrs)	Method 1008 Condition C (150°C for 24hrs)	Method 1008 Condition C
Temperature Cycle	BS9400 1-2-6-13 (10 cycles -65°C to +150°C)	Method 1010 Condition C (10 cycles -65, 25, 150, 25)	Method 1010 Condition C
Constant Acceleration	BS9400 1-2-6-9	Method 2001 Condition E (30,000g)	Method 2001 Condition E
Pre-Burn-In Electrical Test	Subgroups A2 & A3	(Optional)	(Optional)
Burn In	BS9400 1-2-9-2 (160hrs at 125°C)	Method 1015 (160hrs at 125°C)	Method 1015 (160hrs at 125°C)
Post-Burn-In Electrical Test	Subgroups A2 & A3	As Per Specification	As Per Specification
Leak Tests Fine/Gross	BS9400 1-2-6-14	Method 1014	Method 1014
PIND			Method 2020, Condition A

**Screening Procedure References and Methods.**

	<b>BS/CECC</b>	<b>MIL-STD-883 Revision B</b>	<b>MIL-STD-883 Revision C</b>
Qualification Procedures	BS9400 Section 2	Method 5005-7	Method 5005-8
Screening Procedures	BS9400 Section 2	Method 5004-5	Method 5004-6
Classification Similarity Matrix	S1	S	S
	S2	B	B
	S3	—	—
	S4	C	—
	Full	—	—
Basic	—	—	—

**Comparisons of Ruled Documents and Classifications.**

## EXPLANATION OF ADDITIONAL APPLICATION CATEGORIES

A complete explanation can be found in BS9400 Section 2.4 and 2.5. The following brief outline may be used as a guide:

- Assessment Level S1** For circuits where reliability is imperative, maintenance is impossible or very difficult, or downtime must be minimal. Examples are: equipment in space, critical military applications, high-revenue-earning equipment used in an adverse environment.
- Assessment Level S2** For circuits where reliability is important, maintenance is difficult or downtime must be low. Examples are: aircraft equipment, military applications, mobile communications equipment.
- Assessment Level S3** For circuits having similar environmental requirements to those for assessment level S2, but where electrical assurance can be relaxed.
- Assessment Level S4** For circuits having similar requirements to those for assessment level S2, but whose environmental performance is not assessed.
- Full Assessment Level** For circuit applications where traceability in conjunction with a consistent quality assurance level is required.
- Basic Assessment Level** The lowest level of assessment recognized in the BS9000 system—similar attributes to the full assessment level, but with relaxed inspection and acceptable quality levels.

### PRODUCTS CURRENTLY UNDERGOING QUALIFICATION TO BS 9000—TARGET RELEASE IN 1986


Model	Function	Package(s)
OPA2111	Dual low noise precision operational amplifier	TO-99, 20-pin LCC
OPA606	Wide-bandwidth operational amplifier	TO-99, 20-pin LCC
OPA156A	Wide-bandwidth operational amplifier	TO-99, 20-pin LCC
OPA356A	Wide-bandwidth operational amplifier	TO-99, 20-pin LCC
INA102	Low-power, high-accuracy instrumentation amplifier	14-pin DIL, 20-pin LCC
INA105	Precision unity-gain differential amplifier	TO-99, 20-pin LCC
INA110	High-speed FET-input instrumentation amplifier	TO-100, 20-pin LCC
MPY534	Precision analog multiplier	TO-100, 20-pin LCC
XTR101	Precision, low-drift, 4-20mA, 2-wire transmitter	14-pin DIL, 20-pin LCC
XTR110	Precision voltage-to-current converter/transmitter	14-pin DIL, 20-pin LCC
VFC100	Synchronized voltage-to-frequency converter	14-pin DIL, 20-pin LCC
DAC811	Microprocessor-compatible, 12-bit D/A converter	28-pin DIL, 28-pin LCC

In addition to the above, all of the following are undergoing qualification in the 20-pin 0.35" square LCC: OPA27, OPA37, OPA111, OPA121, INA101, VFC32, VFC62, VFC320, MPY100, MPY100, 4213.


Also being qualified in the 28-pin 0.45" square LCC are DAC702 and DAC703.

All LCC pinouts are as per "Jedec Standard No. 1 for Leadless Chip Carrier Pinouts Standardized for Linears".


### TO-100




### TO-99




### 24-Pin Side-Brazed DIP




### 28-Pin Side-Brazed DIP




### 28-Pin LCC



### 20-Pin LCC



### 14-Pin Side-Brazed DIP



## ORDERING INFORMATION

Product Type	Grade	Package	Category
INA101	S	M	S2

For specific grade and package options, refer to BS Product Data Sheet.

For category options, refer to the Category Options Table on page 6.

## DIRECTORY OF ORGANIZATIONS

### **British Standards Institution**

Head Office

2 Park Street

London, W1A 2BS, England

Telephone: 01-629-9000

TWX: 266933 (BSILONG)

### **CECC General Secretariat**

VDE, Stresemannallee 15

D-6000 Frankfurt/Main 70

Federal Republic of Germany

Telephone: 69-630-8283/8207

TWX: 412871 (VDETZD)

### **IEC Quality Assessment System for Electronic Components**

Bureau Central de la Commission Electrotechnique Internationale

1-3 Rue de Varembe

Geneva, Switzerland

Telephone: 022-340150

TWX: 28872 (CEJECCH)





# DAC702

BS Number: BS9493-F0045

## MONOLITHIC 16-BIT DIGITAL-TO-ANALOG CONVERTER—VOLTAGE OUTPUT


For applications information, see the standard product data sheet.

With the following exceptions, all Electrical Specifications are as per the specifications table included in the standard product data sheet (page 6-98).


$T_{AMB} = 25^{\circ}C$ ,  $V_{CC} = \pm 15V$  and  $V_{DD} = +5V$ .

ELECTRICAL SPECIFICATION	MIN	MAX	UNITS
Analog Output Current ( $I_o$ ): Code 0000 Hexadecimal	-0.7	-1.3	mA
Code FFFF Hexadecimal	0.7	1.3	mA

### PIN CONNECTION DIAGRAM



### FUNCTIONAL DIAGRAM



PACKAGE OUTLINE—28-pin DIP (see page 13-7)



# DAC703

BS Number: BS9493-F0046

## MONOLITHIC 16-BIT DIGITAL-TO-ANALOG CONVERTER—VOLTAGE OUTPUT


For applications information, see the standard product data sheet.

With the following exceptions, all Electrical Specifications are as per the specifications table included in the standard product data sheet (page 6-98).


$T_{AMB} = 25^{\circ}C$ ,  $V_{CC} = \pm 15V$  and  $V_{DD} = +5V$ .

ELECTRICAL SPECIFICATION	MODEL	MIN	MAX	UNITS
<b>ANALOG OUTPUT</b> Analog Output Voltage ( $V_O$ ): Code 0000 Hexadecimal Code FFFF Hexadecimal	DAC703BH	9.9992	10.000	V
	DAC703KH	9.9991	10.0001	V
	DAC703BH	-9.9996	-10.0004	V
	DAC703KH	-9.9995	-10.0005	V
Analog Output Current ( $I_O$ )		5.0	—	mA
<b>CONVERSION SPEED</b> Settling Time to 0.003% of FSR, $R = 2k\Omega$ ( $t_{SETT}$ ): For FSR Change For 1LSB Change (Major Carry)		—	8.0	$\mu s$
		—	4.0	$\mu s$

### PIN CONNECTION DIAGRAM



### FUNCTIONAL DIAGRAM



PACKAGE OUTLINE—28-pin DIP (see page 13-7)



# INA101

BS Number: BS9400-G0077

## VERY-HIGH ACCURACY INSTRUMENTATION AMPLIFIER


For applications information, see the standard product data sheet.

With the following exceptions, all Electrical Specifications are as per the specifications table included in the standard product data sheet (page 2-7).


Full temperature range  $V_{CC} = \pm 15V$  unless otherwise stated.

ELECTRICAL SPECIFICATION	MODEL	MIN	MAX	UNITS
Input Offset Voltage ( $V_{IO}$ ), $T_{AMB} = 25^{\circ}C$	INA101AM	—	$\pm 50 \pm 400/G$	$\mu V$
	INA101BM/CM/SM	—	$\pm 25 \pm 200/G$	$\mu V$
$\Delta V_{IO}$	INA101AM	—	$\pm 2 \pm 20/G$	$\mu V/^{\circ}C$
	INA101BM/SM	—	$\pm 0.75 \pm 10/G$	$\mu V/^{\circ}C$
	INA101CM	—	$\pm 0.25 \pm 10/G$	$\mu V/^{\circ}C$
Input Offset Current ( $I_{IO}$ ), $T_{AMB} = 25^{\circ}C$	INA101AM/BM/SM	—	$\pm 30$	nA
	INA101CM	—	$\pm 20$	nA
$\Delta I_{IO}$	INA101AM/BM/CM	—	$\pm 0.5$	nA/ $^{\circ}C$
	INA101AM/BM/SM	—	$\pm 30$	nA
Input Bias Current ( $I_{IB}$ ), $T_{AMB} = 25^{\circ}C$	INA101AM/BM/SM	—	$\pm 20$	nA
	INA101CM	—	$\pm 20$	nA
Variation with $V_{CC}$ ( $\Delta I_{IB}$ )	INA101AM/BM/SM	—	$\pm 0.2$	nA/ $^{\circ}C$
	INA101AM/BM/SM	—	$\pm 0.1$	nA/V
Voltage Gain ( $A_V$ ), $G = 1 + [(40K/RG)]$	INA101AM/BM/SM	1.0	1000	V/V
Gain Temperature Coefficient ( $A_{VT}$ ):	Gain = 1	—	5.0	ppm/ $^{\circ}C$
	Gain = 10	—	100	ppm/ $^{\circ}C$
	Gain = 100	—	110	ppm/ $^{\circ}C$
	Gain = 1000	—	110	ppm/ $^{\circ}C$
Nonlinearity, DC	INA101AM	—	$\pm (0.005 + 2 \times 10^{-5}G)$	% of p-p FS
	INA101BM/CM/SM	—	$\pm (0.002 + 10^{-5}G)$	% of p-p FS
Slew Rate ( $\Delta V_O/\Delta T$ ), $G = 1$ to 100	INA101AM/BM/CM/SM	0.2	—	V/ $\mu s$
Settling Time ( $t_{SETT}$ ), to 0.1%:	$G = 1$	—	40	$\mu s$
	$G = 100$	—	55	$\mu s$
	$G = 1000$	—	470	$\mu s$
	to 0.01%: $G = 1$	—	45	$\mu s$
	to 0.01%: $G = 100$	—	70	$\mu s$
	to 0.01%: $G = 1000$	—	650	$\mu s$

### PIN CONNECTION DIAGRAM



### FUNCTIONAL DIAGRAM



PACKAGE OUTLINE—TO-100 (see page 13-7)



# MPY100

BS Number: BS9400-G0083

## MULTIPLIER-DIVIDER


For applications information, see the standard product data sheet.

With the following exceptions, all Electrical Specifications are as per the specifications table included in the standard product data sheet (page 4-23).


Full temperature range and  $V_{CC} = \pm 15V$  unless otherwise stated.

ELECTRICAL SPECIFICATION	MODEL	MIN	MAX	UNITS
Total Error ( $-10V < X, Y < 10V$ ; $FSR = \pm 10V$ ; $T_{AMB} = +25^{\circ}C$ )	MPY100AM	—	$\pm 2.0$	%FSR
	MPY100BM	—	$\pm 1.0$	%FSR
	MPY100SM/CM	—	$\pm 0.5$	%FSR
vs Temperature: $T_{AMB} = -25^{\circ}C$ to $+85^{\circ}C$	MPY100AM	—	$\pm 0.05$	%FSR/ $^{\circ}C$
	MPY100BM/CM	—	$\pm 0.02$	%FSR/ $^{\circ}C$
	MPY100SM	—	$\pm 0.05$	%FSR/ $^{\circ}C$
Output Offset: $T_{AMB} = +25^{\circ}C$	MPY100AM	—	$\pm 100$	mV
	MPY100BM/SM	—	$\pm 50$	mV
	MPY100CM	—	$\pm 25$	mV
vs Temperature: $T_{AMB} = -25^{\circ}C$ to $+85^{\circ}C$	MPY100AM/BM	—	$\pm 2.0$	mV/ $^{\circ}C$
	MPY100CM	—	$\pm 0.7$	mV/ $^{\circ}C$
	MPY100SM	—	$\pm 0.7$	mV/ $^{\circ}C$
Power Supply Current ( $I_{CC}$ ): $T_{AMB} = +25^{\circ}C$		—	$\pm 9.5$	mA

### PIN CONNECTION DIAGRAM



### FUNCTIONAL DIAGRAM



PACKAGE OUTLINE—TO-100 (see page 13-7)



# OPA27

BS Number: BS9460-F0649

## ULTRA-LOW NOISE PRECISION OPERATIONAL AMPLIFIER


For applications information, see the standard product data sheet.

With the following exceptions, all Electrical Specifications are as per the specifications table included in the standard product data sheet (page 1-17).


$T_{AMB} = 25^{\circ}C$  unless otherwise stated,  $V_{CC} = \pm 15V$  unless otherwise stated.

ELECTRICAL SPECIFICATION	MODEL	MIN	MAX	UNITS
Large Signal Voltage Gain ( $A_{VOL}$ ): Full temp, range, $R_L \geq 2k\Omega$ , $V_o = \pm 10V$	OPA27A	115	—	dB
	OPA27B	113	—	dB
	OPA27C	109	—	dB
	OPA27E	117	—	dB
	OPA27F	116	—	dB
	OPA27G	113	—	dB
Output Impedance ( $Z_o$ )		—	250	$\Omega$
Slew Rate ( $\Delta V_o/\Delta T$ )	OPA27A/B/C/E/F/G	1.5	—	V/ $\mu s$
Large Signal Voltage Gain ( $A_{VOL}$ ): $R_L \geq 2k\Omega$ , $V_o = \pm 10V$	OPA27A/B/E/F	120	—	dB
	OPA27C/G	116	—	dB
Gain Bandwidth Product (stable for $A_v \geq 1$ )	OPA27A/B/C/E/F/G	5.0	—	MHz

### PIN CONNECTION DIAGRAM



### FUNCTIONAL DIAGRAM



PACKAGE OUTLINE—TO-99 (see page 13-7)



# OPA37

BS Number: BS9460-F0650

## ULTRA-LOW NOISE PRECISION OPERATIONAL AMPLIFIER


For applications information, see the standard product data sheet.

With the following exceptions, all Electrical Specifications are as per the specifications table included in the standard product data sheet (page I-17).


$T_{AMB} = 25^{\circ}\text{C}$  unless otherwise stated,  $V_{CC} = \pm 15\text{V}$  unless otherwise stated.

ELECTRICAL SPECIFICATION	MODEL	MIN	MAX	UNITS
Large Signal Voltage Gain ( $A_{VOL}$ ): $R_L \geq 2\text{k}\Omega$ , $V_o = \pm 10\text{V}$	OPA37A	115	—	dB
	OPA37B	113	—	dB
	OPA37C	109	—	dB
	OPA37E	117	—	dB
	OPA37F	116	—	dB
	OPA37G	113	—	dB
Output Impedance ( $Z_o$ )		—	250	$\Omega$
Large Signal Voltage Gain ( $A_{VOL}$ ): $R_L \geq 2\text{k}\Omega$ , $V_o = \pm 10\text{V}$	OPA37A/B/E/F	120	—	dB
	OPA37C/G	116	—	dB
Gain Bandwidth Product (stable for $A_v > 5$ )		45	—	MHz

### PIN CONNECTION DIAGRAM



### FUNCTIONAL DIAGRAM



PACKAGE OUTLINE—TO-99 (see page 13-7)



# OPA111

BS Number: BS9460-F0647

## LOW NOISE PRECISION *Difet*® OPERATIONAL AMPLIFIER


For applications information, see the standard product data sheet.

With the following exceptions, all Electrical Specifications are as per the specifications table included in the standard product data sheet (page 1-53).


$T_{AMB} = 25^{\circ}\text{C}$ ,  $V_{CC} = \pm 15\text{V}$ .

ELECTRICAL SPECIFICATION	MIN	MAX	UNITS
Output Impedance ( $Z_o$ )	—	250	$\Omega$
Full Power Response: 20V p-p, $R_L = 2\text{k}\Omega$	16	—	kHz
Acquisition Time ( $t_{AQD}$ )	—	30	$\mu\text{s}$

### PIN CONNECTION DIAGRAM



### FUNCTIONAL DIAGRAM



PACKAGE OUTLINE—TO-99 (see page 13-7)



**OPA121**

BS Number: BS9460-F0648

## LOW COST PRECISION *Difet*<sup>®</sup> OPERATIONAL AMPLIFIER


For applications information, see the standard product data sheet.

With the following exceptions, all Electrical Specifications are as per the specifications table included in the standard product data sheet (page I-67).


$T_{AMB} = +25^{\circ}C$ ,  $V_{CC} = \pm 15V$ .

ELECTRICAL SPECIFICATION	MIN	MAX	UNITS
Output Impedance ( $Z_o$ )	—	300	$\Omega$
Input Impedance ( $Z_{in}$ )	$10^8$	—	$\Omega$
Acquisition Time ( $t_{AQ}$ )	—	35	$\mu s$

### PIN CONNECTION DIAGRAM



### FUNCTIONAL DIAGRAM



PACKAGE OUTLINE—TO-99 (see page I3-7)





# VFC32

BS Number: BS9400-G0100

## VOLTAGE-TO-FREQUENCY CONVERTER AND FREQUENCY-TO-VOLTAGE CONVERTER


For applications information, see the standard product data sheet.

With the following exceptions, all Electrical Specifications are as per the specifications table included in the standard product data sheet (page 10-3).


$T_{AMB} = 25^{\circ}C$ ,  $V_{CC} = \pm 15V$ .

ELECTRICAL SPECIFICATION	MIN	MAX	UNITS
Pulse Width Range ( $t_{pw}$ ), F to V configuration	0.1	150k $\Omega$ /F <sub>MAX</sub>	$\mu$ S
Gain Error	—	$\pm 10$	%FSR

### PIN CONNECTION DIAGRAM



### FUNCTIONAL DIAGRAM



PACKAGE OUTLINE—TO-100 (see page 13-7)



**VFC62**

BS Number: BS9400-G0104

## VOLTAGE-TO-FREQUENCY CONVERTER AND FREQUENCY-TO-VOLTAGE CONVERTER


For applications information, see the standard product data sheet.

With the following exceptions, all Electrical Specifications are as per the specifications table included in the standard product data sheet (page 10-17).


$T_{AMB} = 25^{\circ}\text{C}$ ,  $V_{CC} = \pm 15\text{V}$ .

ELECTRICAL SPECIFICATION	MIN	MAX	UNITS
Supply Current, each supply ( $I_{CC}$ )	—	$\pm 7.5$	mA
Source Current Logic "1" ( $I_{OH}$ ): $V_{PU} = 5.0\text{V}$ , $V_{OH} = 2.4\text{V}$	-9.0	—	mA
Voltage Logic "1" ( $V_{OH}$ ): $3.5\text{V} < V_{PU} < 15\text{V}$ , $I_{OH} = 0\text{mA}$	$V_{PU} - 2.6\text{V}$	$V_{PU}$	V
Fall Time ( $t_{FHL}$ ): $I_{OUT} = 5.0\text{mA}$ , $C_{LOAD} = 500\text{pF}$	—	400	ns
Output Voltage ( $V_{OH}$ ): F to V configuration, $I_O = 7.0\text{mA}$	—	+10	V
Output Driver Supply Operating Voltage ( $V_{PU}$ )	+3.5	$V_{CC}$	V

### PIN CONNECTION DIAGRAM



### FUNCTIONAL DIAGRAM



PACKAGE OUTLINE—TO-100 (see page 13-7)



# VFC320

BS Number: BS9400-G0101

## VOLTAGE-TO-FREQUENCY CONVERTER AND FREQUENCY-TO-VOLTAGE CONVERTER


For applications information, see the standard product data sheet.

With the following exceptions, all Electrical Specifications are as per the specifications table included in the standard product data sheet (page 10-40).


$T_{AMB} = 25^{\circ}C$ ,  $V_{CC} = \pm 15V$ .

ELECTRICAL SPECIFICATION	MIN	MAX	UNITS
Fall Time ( $t_{FALL}$ ): $I_{OUT} = 5.0mA$ , $C_{LOAD} = 500pF$	—	400	ns
Output Voltage ( $V_{OUT}$ ): F to V configuration, $I_o = 7.0mA$	—	+10	V
Supply Current ( $I_{CC}$ ), each supply	—	$\pm 7.5$	mA

### PIN CONNECTION DIAGRAM



### FUNCTIONAL DIAGRAM



PACKAGE OUTLINE—TO-100 (see page 13-7)

## MULTIPLIER-DIVIDER


For applications information, see the standard product data sheet.

With the following exceptions, all Electrical Specifications are as per the specifications table included in the standard product data sheet (page 4-105).


$T_{AMB} = 25^{\circ}\text{C}$ ,  $V_{CC} = \pm 15\text{V}$ .

ELECTRICAL SPECIFICATION	MIN	MAX	UNITS
Power Supply Current ( $I_{CC}$ ): $T_{AMB} = 25^{\circ}\text{C}$	—	$\pm 9.5$	mA

### PIN CONNECTION DIAGRAM



### FUNCTIONAL DIAGRAM




PACKAGE OUTLINE—TO-100 (see page 13-7)

**THIS PAGE INTENTIONALLY LEFT BLANK**

**THIS PAGE INTENTIONALLY LEFT BLANK**

# MODULAR POWER SUPPLIES



A broad line of compact, easily mounted encapsulated power supplies, AC/DC and DC/DC converters, are available from Burr-Brown. They are designed to power analog interface circuitry involving operational, instrumentation and isolation amplifiers, A/D and D/A converters and analog circuit functions in digital and analog systems. DC/DC converters offer high input-output isolation for those computer interface applications where analog circuitry must be floated independent of digital ground.

We provide a wide range of output voltages and current. International input voltage ratings are also available.

Burr-Brown offers one of the largest, most complete selections of high performance DC/DC converters in the industry. The new Power/Plus Series includes over 400 feature-packed, low cost converters to meet demanding power conversion requirements in such applications as process control, telecommunications, portable equipment, automatic test systems and medical, airborne and shipboard electronics systems.

Surface-Mounted Device (SMD) technology is used exclusively in the production of Power/Plus converters, providing higher levels of DC/DC circuit performance in compact, rugged packages—all at no additional cost. Standard features of the Power/Plus Series—normally costly options in other conventional designs—include: input and output filtering; six-sided shielding; input overvoltage and output short-circuit protection; nonconductive packages; and, full UL544, VDE750 and CSA C22.2 dielectric withstand test compliance.

Power Plus converters also offer the best isolation voltage performance available—1000V peak minimum isolation voltage and 25pF isolation capacitance—and every unit is tested at 240VAC for barrier capacitance and leakage current.

## SELECTION GUIDE

AC/DC CONVERTERS								
Description	Model	Rated Output	Rated Input	Regulation No Load to Full Load	Regulation Overrated Line Voltage	Output <sup>(1)</sup> Ripple/ Noise	Package	Page
Dual ±15VDC Supply P.C.B. Mount	550	±15V, ±25mA	105VAC to 125VAC, 50Hz to 400Hz <small>(2) (3) (4)</small>	±0.1%	±0.05%	2mV	Module	14-3
	551	±15V, ±50mA		±0.05%	±0.05%	0.5mV	Module	14-3
	552	±15V, ±100mA		±0.05%	±0.05%	0.5mV	Module	14-3
	553	±15V, ±200mA		±0.05%	±0.05%	0.5mV	Module	14-3
	554	±15V, ±350mA		±0.02%	±0.02%	0.5mV	Module	14-3
Dual ±15VDC Supply Chassis Mount	556	±15V, ±200mA	105VAC to 125VAC, 50Hz to 400Hz <small>(2) (3) (4)</small>	±0.05%	±0.05%	1mV	Module	14-3
	558	±15V, ±500mA		±0.05%	±0.05%	1mV	Module	14-3
5VDC Supply P.C.B. Mount	560	5V <sup>(5)</sup> , ±250mA	105VAC to 125VAC, 50Hz to 400Hz <small>(2) (3) (4)</small>	±0.1%	±0.05%	1mV	Module	14-3
	561	5V <sup>(5)</sup> , ±500mA		±0.1%	±0.05%	1mV	Module	14-3
	562	5V <sup>(5)</sup> , ±1000mA		±0.1%	±0.05%	1mV	Module	14-3

DC/DC CONVERTERS							
Description	Model	Input	Output	Isolation	Leakage Current	Package	Page
Regulated	546	4.5VDC to 5.5VDC 400mA	Single-Bipolar ±15V, 120mA 450mW	300V	Not Specified	Module	14-3
Unregulated	PWR1xx	5VDC to 48VDC	450mW	1000VDC	5μA, max	Module	14-9
Unregulated	PWR2xx	5VDC to 48VDC	1.5W	1000VDC	5μA, max	Module	14-11
Unregulated	PWR3xx	5VDC to 48VDC	2W, dual channel	1000VDC	5μA, max	Module	14-13
Unregulated	PWR4xx	5VDC to 48VDC	3W	1000VDC	5μA, max	Module	14-15
Unregulated	PWR5xx	5VDC to 48VDC	4W	1000VDC	15μA, max	Module	14-17
Regulated	PWR6xx	5VDC to 48VDC	2W	1000VDC	20μA, rms	Module	14-19
Regulated	PWR7xx	5VDC to 48VDC	5W	1000VDC	25μA, rms	Module	14-23
Unregulated	PWR8xx	5VDC to 48VDC	5W, triple output	1000VDC	5μA, max	Module	14-25
Isolated	PWR70	10VDC to 18VDC	±15VDC, ±15mA	2000Vp	2μA, max	Module	14-27
	PWR71	10VDC to 18VDC	±15VDC, ±25mA	1000VDC	3μA, max	Module	14-29
	PWR72	5VDC to 22VDC	±15VDC, ±100mA	1000VDC	3μA, max	Module	14-31
	PWR74	10VDC to 20 VDC	±15VDC, ±25mA	1500V <sub>pk</sub>	2μA, max	Module	14-33
	700	10VDC to 18VDC 89mA	±10VDC to ±18VDC (±1V tolerance) at 60mA total	1500Vp	1μA, max	Module	14-35
	700U <sup>(5)</sup>	10VDC to 18VDC 89mA	±10VDC to ±18VDC (±1V tolerance) at 60mA total	2000Vp	1μA, max	Module	14-35
	710 <sup>(6)</sup>	10VDC to 18VDC 100mA	Four sets of outputs each set: ±10VDC to ±18VDC (±1V tolerance) at 76mA total all outputs	1000Vp	1μA, max	Module	14-37
	722	5VDC to 16VDC	Two-Bipolar	3500V <sup>(5)</sup>	1μA at	DIP	14-41
	722BG	120mA	±15V, 64mA	8000V <sup>(6)</sup>	240V, 60Hz		
	724	5VDC to 16VDC 125mA	Four-Bipolar ±8V	1000V <sup>(5)</sup> 3000V <sup>(6)</sup>	1μA at 240V, 60Hz	DIP	14-45

NOTES: (1) At full load, rms (max). (2) 205VAC, 50Hz to 400Hz option available. (3) 90VAC to 110VAC, 50Hz to 400Hz option available. (4) 220VAC to 260VAC, 50Hz to 400Hz option available. (5) Models 700 and 700M have separate internal input and output shields. Models 700U and 700UM have no internal shields. Model 700M and 700UM are similar to Models 700/700U but, in addition, they are 100% screened to patient-connected circuit requirements for the leakage current (par. 27.5) and withstand voltage (par. 31.11) of UL544. Additional per unit charge for 700M or 700UM. (6) Model 710 provides 4 channels (sets) of isolated outputs.





## MODULAR AC/DC AND DC/DC POWER SUPPLIES

### FEATURES

- PC BOARD-COMPATIBLE
- CHASSIS MOUNTABLE
- HIGH RELIABILITY, FULLY TESTED
- LOW INSTALLED COST
- COMPLETELY SELF-CONTAINED

### DESCRIPTION

Burr-Brown standard series power supplies and DC/DC converters provide maximum flexibility in systems design. They are particularly useful for powering analog interface circuitry in digital and analog systems and have a wide range of output voltage and current ratings. They are completely self-contained, ready to use encapsulated units. For most OEM users they eliminate engineering start-up/documentation costs and manufacturing delays at prices generally far below internal manufacturing costs.

The AC/DC power supplies have a current limiting circuit in the output stage, designed to withstand output short-circuit-to-common or substantial overload conditions for long periods of time, without causing damage to the power supply.

In applications where isolation between input and output is an essential requirement (such as powering isolation amplifier input and output stages) the Burr-Brown isolated DC/DC converters provide up to 1500VDC of isolation protection.

## MODULAR AC/DC POWER SUPPLIES

- PC BOARD/CHASSIS MOUNT TYPE
- $\pm 15\text{VDC}$  DUAL OUTPUTS,  $+5\text{VDC}$  SINGLE OUTPUT
- 25mA TO 1000mA CURRENT CAPABILITY
- CURRENT-LIMITED OUTPUTS FOR SHORT CIRCUIT PROTECTION
- INTERNATIONAL AC INPUT VOLTAGE OPTIONS AVAILABLE

### SPECIFICATIONS COMMON TO ALL AC/DC POWER SUPPLIES

Input Voltage: 105VAC to 125VAC, 50Hz to 400Hz. For international AC input voltages see options E, F, and H.

Input Isolation: 50M $\Omega$


Breakdown Voltage: 500V, min.

Output Voltage: Error,  $\pm 1\%$ ; temperature coefficient,  $\pm 0.02\%/^{\circ}\text{C}$

Output Protection: Current limiting protection for output to withstand overloads and direct short circuits to ground to prevent excessive temperature within the unit.


Rated Operating Temperature:  $-25^{\circ}\text{C}$  to  $+71^{\circ}\text{C}$ . May be operated at higher temperatures with proper derating.

Storage Temperature:  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .



## DC/DC CONVERTERS, $\pm 15\text{VDC}$ OUTPUT

- REGULATED  $\pm 15\text{VDC}$  FROM UNREGULATED DC INPUT
- DIFFERENT DC INPUT VOLTAGE RANGES AVAILABLE
- HIGH CURRENT CAPABILITY WITH CURRENT LIMIT PROTECTION
- ISOLATED DC/DC CONVERTERS, 75% EFFICIENCY AT FULL LOAD
- LOW COUPLING CAPACITANCE (8pF)
- HIGH ISOLATION VOLTAGE (1500VDC)
- LOW EMI, SHIELDED AND UNSHIELDED UNITS
- UP TO FOUR FULLY ISOLATED OUTPUT CHANNELS (Model 710)
- SMALL SIZE



# AC/DC CONVERTERS

Model	Dual ±15VDC Supplies							5VDC Logic Supplies		
	PC Board Mount					Chassis Mount		PC Board Mount		
	550	551	552	553	554	556	558	560	561	562
<b>RATED OUTPUT</b>										
Voltage (nom)	±15V	±15V	±15V	±15V	±15V	±15V	±15V	5V <sup>(1)</sup>	5V <sup>(1)(2)</sup>	5V <sup>(1)(2)</sup>
Current (max)	±25mA	±50mA	±100mA	±200mA	±350mA	±200mA	±500mA	250mA	500mA	1000mA
<b>RATED INPUT</b>										
Voltage	105 - 125VAC, 50 - 400Hz					105 - 125VAC 50 - 400Hz		105 - 125VAC, 50 - 400Hz		
Options <sup>(1)</sup>	E, F, H					E, F, H		E, F, H		
<b>REGULATION</b>										
No load to full load (max)	±0.1%	±0.05%	±0.05%	±0.05%	±0.02%	±0.05%	±0.05%	±0.1%	±0.1%	±0.1%
Over rated line voltage (max)	±0.05%	±0.05%	±0.05%	±0.05%	±0.02%	±0.05%	±0.05%	±0.05%	±0.05%	±0.05%
<b>OUTPUT RIPPLE AND NOISE</b>										
At full load, rms (max)	2mV	0.5mV	0.5mV	0.5mV	0.5mV	1mV	1mV	1mV	1mV	1mV


# DC/DC CONVERTERS ±15VDC Output

MODEL	Low Profile	Isolated <sup>(1)</sup>	
	546	700, 700U <sup>(4)</sup>	710 <sup>(5)</sup>
<b>RATED INPUT</b>			
Voltage	4.5VDC to 5.5VDC	10VDC to 18VDC	10VDC to 18VDC
Current, Quiescent	400mA, max	20mA at ±3mA load	40mA at total output of 24mA
Current, full load	1.8A, max	±100mA max at ±30mA load	110mA at total output of 76mA
<b>RATED OUTPUT</b>			
Voltage (no load)	15V	±V <sub>IN</sub> , w/ 1V tolerance	4 sets of ±V <sub>IN</sub> w/ 1V tolerance
Current	120mA, max	total 60mA, max	total 76mA max; any single output -60mA, max
Short circuit current	250mA, max	120mA, max	120mA, max
<b>REGULATION</b>			
Line at full load	0.1%, max	—	—
Load, zero to full load	0.02% typ, 0.1% max	35mV/mA	75mV/mA
<b>OUTPUT VOLTAGE TEMP. COEFFICIENT</b>	±3mV/°C		
<b>OUTPUT RIPPLE</b>			
	10mV peak, typ; 20mV peak, max; 0.8mV, rms max	±15mV peak at ±3mA load; ±80mV peak, max, at ±30mA load	±25mV peak at ±3mA load; ±80mV peak; max, at ±9.5mA load
<b>INPUT-OUTPUT ISOLATION</b>			
Test voltage, 5sec at 60Hz		4200Vp/5000Vp	2200V, rms
Voltage, continuous, derated	300VDC	1500Vp/2000Vp	600V, rms, 1000Vp
Impedance	10 <sup>10</sup> Ω    50pF	10 <sup>10</sup> Ω    5pF/10 <sup>10</sup> Ω    3pF	10 <sup>10</sup> Ω    8pF
Leakage current at 240V 60Hz, tested		1μA, max	1μA, max
<b>TEMPERATURE RANGE</b>			
Operating	0°C to 71°C	-25°C to +85°C	-25°C to +85°C
Storage	-55°C to +100°C	-55°C to +125°C	-55°C to +110°C

- The output may be connected as +5V or -5V.
- These 5V supplies have over-voltage protection which limits the output voltage to 7V (max) in a fault condition.
- International input voltage rating available. Specify: E option - 205VAC to 240VAC, 50Hz to 400Hz.  
F option - 90VAC to 110VAC, 50Hz to 400Hz.  
H option - 220VAC to 260VAC, 50Hz to 400Hz.
- Models 700 and 700M have separate internal input and output shields. Models 700U and 700UM have no internal shields. Model 700M and 700UM are similar to Models 700 700U but, in addition, they are 100% screened to patient connected circuit requirements for the leakage current (par. 27.5) and dielectric withstand voltage (par. 31.11) of UL 544. See Product Data Sheet for complete specifications.
- Model 710 provides 4 channels (sets) of isolated outputs. See Product Data Sheet for complete specifications.
- For newer designs, the models 722 and 724 (hybrid isolated DC, DC converters) which are smaller in size and better in performance are recommended. Please refer to models 722 and 724 product data sheets.

# PACKAGE DRAWINGS

**DRAWING NO. 1**




Pin Diameter 1.02mm (0.04")  
 \* No Connection for Models 560, 561, 562.

For Models 550, 551, 560 - A = 22.2mm (0.875")  
 Weight: 340 grams (12 oz)

For Models 552, 553, 561, 562 - A = 32mm (1.25")  
 Weight: 425 grams (15 oz)

For Model 554 - A = 4.1cm (1.62")  
 Weight: 750 grams (26 oz)


**DRAWING NO. 2**



For Model 556 - A = 36.6mm (1.44")

For Model 558 - A = 50.8mm (2.00")


**DRAWING NO. 3 Model 546**



WEIGHT - 50 grams (1.7 oz)


BOTTOM VIEW

**DRAWING NO. 5 Model 710**



Weight: 25 grams (0.9 oz.)  
 Grid: 5.08mm (.20")

**DRAWING NO. 4 Model 700**



Weight: 22.67 gm (0.80 oz) max  
 Grid: 2.50mm (0.10")

NOTE: Input and Output circuits have separate shields.



# PSB100

## REGULATED DC POWER SUPPLY WITH BATTERY BACK-UP

### DESCRIPTION

Customers building critical control systems can now purchase a power supply with a self-contained battery back-up, eliminating the need for separate, expensive UPS systems.

PSB100 supplies all common voltages used in micro-computer systems, such as the Multibus™ system. The supply unit includes an internal 24V battery pack and charger, three TTL outputs and LED indicators that indicate power system status. Signals are provided for line power loss, low battery, and very low battery. Internal batteries provide a minimum of 30 minutes back-up at full load. An external 24VDC battery pack can be added to extend back-up time.

### INPUT


Line Voltage (1) 100-130VAC/200-260 VAC  
 Battery (Internal) (2) 18-24 VAC 2.5AHR  
 Line Fuse 1.5ASB-115VAC/75ASB-230VAC

- (1) Operation above 130/260VAC may damage unit. 115/230VAC operation is switch selectable.  
 (2) An external 24VDC lead acid battery may be connected. No fuse protection is provided for the external battery.

### OUTPUTS

		RIPPLE (MAX)	CURRENT	CURRENT LIMIT
+5VDC	±5%	150mV P-P	11.2A	12.0A ±5%
+12VDC	±5%	360mV P-P	1.2A	1.5A ±5%
-12VDC	±5%	360mV P-P	1.2A	1.5A ±5%
-5VDC	±1%	40mV	100mA	NONE

Multibus™ - Intel Corp.



### OPERATION

1. Insure proper line and load connection to unit.
2. Insure proper line voltage selection, 115/230VAC.
3. Place AC switch in ON position; the AC indicator should light. The unit is now operating.
4. Place BATTERY switch in ON position. Battery back-up of supply is now operational. Note that the supply is not battery-startable.
5. To turn unit off once started, both the AC switch and the BATTERY switch must be in the OFF position.

**BATTERY BACK-UP**

PSB100 contains a 24VDC 2.5 AHR lead acid battery pack. The battery is charged and maintained by an internal battery charger. Upon loss of AC power, the battery will maintain operation of a full load for 30 minutes minimum if fully charged. An external 24VDC rechargeable battery may be connected if desired. If an external battery is installed, the internal battery should be disconnected (remove battery fuse). The internal charger will supply 24VDC at 500mA to charge or maintain external batteries.

**BATTERY CHARGER**



24VDC at 500mA

Low battery (LB) indication 21VDC

Very low battery (VLB) indication 19.5VDC

LB and VLB indication are operational only during battery discharge cycle.

Three TTL compatible outputs are provided on the charger circuit board for low battery (LB), very low battery (VLB) and line loss (LN). All three outputs are active low.





# PWR1XX Series

## 450mW Rated Output Power UNREGULATED DC/DC CONVERTER SERIES

### FEATURES

- Isolation Voltage Tested per UL544, VDE750, and CSAC22.2 Dielectric Withstand Requirement
- Barrier Leakage Current 100% Tested at 240VAC
- Single Channel
- Single or Dual Unregulated Outputs
- Wide Operating Temperature Range:  $-40^{\circ}\text{C}$  to  $+100^{\circ}\text{C}$
- Input and Output Filtering
- Six-Sided Shielding

### DESCRIPTION


The PWR1XX Series offers a large selection of unregulated 450mW DC/DC converters for use in

such diverse applications as process control, telecommunications, portable equipment, medical systems, airborne and shipboard electronic circuits, and automatic test equipment.

Thirty-six models allow the user to select input voltages ranging from +5VDC to +48VDC and output voltages of +5, +12, +15,  $\pm 5$ ,  $\pm 12$ , or  $\pm 15\text{V}$ .

Surface-mounted devices and manufacturing processes are used in the PWR1XX Series to give the user a device which is more environmentally rugged than most DC/DC converters. The use of surface-mount technologies also gives the PWR1XX Series superior isolation voltage. Each PWR1XX Series unit is tested in compliance with the dielectric withstand voltage requirements of UL544, VDE750, and CSAC22.2.



### CONNECTION DIAGRAM



### ORDERING INFORMATION

Device Family \_\_\_\_\_ PWR 1XX /G  
 PWR indicates DC/DC converter  
 Model Number \_\_\_\_\_  
 Selected from table of Electrical Characteristics  
 Reliability Screening \_\_\_\_\_  
 No designator indicates standard manufacturing processing  
 /G indicates Level I screening—burn-in only  
 /T indicates Level II screening—stabilization bake, temperature cycling, and burn-in

### TYPICAL APPLICATIONS



# SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

Model	Nominal Input Voltage (VDC)	Rated Output Voltage (VDC)	Rated Output Current (mA)	Maximum Input Current (mA)
PWR100	5	5	90	180
PWR101		12	38	180
PWR102		15	30	180
PWR103		±5	±45	180
PWR104		±12	±19	180
PWR105	±15	±15	180	
PWR106	12	5	90	75
PWR107		12	38	75
PWR108		15	30	75
PWR109		±5	±45	75
PWR110		±12	±19	75
PWR111	±15	±15	75	
PWR112	15	5	90	60
PWR113		12	38	60
PWR114		15	30	60
PWR115		±5	±45	60
PWR116		±12	±19	60
PWR117	±15	±15	60	
PWR118	24	5	90	40
PWR119		12	38	40
PWR120		15	30	40
PWR121		±5	±45	40
PWR122		±12	±19	40
PWR123	±15	±15	40	
PWR124	28	5	90	35
PWR125		12	38	35
PWR126		15	30	35
PWR127		±5	±45	35
PWR128		±12	±19	35
PWR129	±15	±15	35	
PWR130	48	5	90	20
PWR131		12	38	20
PWR132		15	30	20
PWR133		±5	±45	20
PWR134		±12	±19	20
PWR135	±15	±15	20	

## COMMON SPECIFICATIONS<sup>(1)</sup>


Parameter	Conditions	Min	Typ	Max	Units
<b>INPUT</b>					
Voltage Range		±20% of Rated Input			
Input Ripple Current	I <sub>LOAD</sub> = Rated Load		30		mA, p-p
<b>ISOLATION</b>					
Rated Voltage		1000			VDC
Test Voltage	60Hz, 60 seconds	3000			V <sub>PK</sub>
Resistance			10		GΩ
Capacitance			25		pF
Leakage Current	V <sub>ISO</sub> = 240VAC			5	μA
<b>OUTPUT</b>					
Voltage Accuracy	I <sub>LOAD</sub> = Rated Load			±5	%
Voltage (No Load)	V <sub>OUT</sub> = 5 Models			7	VDC
	V <sub>OUT</sub> = 12 Models			15	VDC
	V <sub>OUT</sub> = 15 Models			18	VDC
Ripple Voltage	I <sub>LOAD</sub> = Rated Load		50		mV, p-p
Line Regulation			1		%/%
<b>TEMPERATURE</b>					
Specification		-25		+85	°C
Operation		-40		+100	°C
Storage		-55		+125	°C

NOTE: (1) Specifications typical at T<sub>A</sub> = +25°C, nominal input voltage, and rated output current unless otherwise noted.

## ABSOLUTE MAXIMUM RATINGS

Input Voltage	120% × Rated voltage
Output Short-Circuit Duration	Continuous to output common
Internal Power Dissipation	1W
Junction Temperature	+175°C
Package Thermal Resistance	90°C/W
Lead Temperature (soldering, 10 seconds)	+300°C

## MECHANICAL







# PWR2XX Series

## 1.5 Watts Rated Output Power UNREGULATED DC/DC CONVERTER SERIES

### FEATURES

- Isolation Voltage Tested per UL544, VDE750, and CSAC22.2 Dielectric Withstand Requirement
- Barrier Leakage Current 100% Tested at 240VAC
- Single Channel
- Single or Dual Unregulated Outputs
- Wide Operating Temperature Range:  $-40^{\circ}\text{C}$  to  $+100^{\circ}\text{C}$
- Input and Output Filtering
- Six-Sided Shielding

### DESCRIPTION


The PWR2XX Series offers a large selection of unregulated 1.5W DC/DC converters for use in such

diverse applications as process control, telecommunications, portable equipment, medical systems, airborne and shipboard electronic circuits, and automatic test equipment.

Thirty-six models allow the user to select input voltages ranging from +5VDC to +48VDC and output voltages of +5, +12, +15,  $\pm 5$ ,  $\pm 12$ , or  $\pm 15$ VDC.

Surface-mounted devices and manufacturing processes are used in the PWR2XX Series to give the user a device which is more environmentally rugged than most DC/DC converters. The use of surface-mount technologies also gives the PWR2XX Series superior isolation voltage. Each PWR2XX Series unit is tested in compliance with the dielectric withstand voltage requirements of UL544, VDE750, and CSAC22.2.



### CONNECTION DIAGRAM



### ORDERING INFORMATION

Device Family \_\_\_\_\_ PWR 2XX / G  
 PWR indicates DC/DC converter  
 Model Number \_\_\_\_\_  
 Selected from table of Electrical Characteristics  
 Reliability Screening \_\_\_\_\_  
 No designator indicates standard manufacturing processing  
 /G indicates Level I screening—burn-in only  
 /T indicates Level II screening—stabilization bake, temperature cycling, and burn-in

### TYPICAL APPLICATIONS



# SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

Model	Nominal Input Voltage (VDC)	Rated Output Voltage (VDC)	Rated Output Current (mA)	Maximum Input Current (mA)
PWR200	5	5	300	545
PWR201		12	125	545
PWR202		15	100	545
PWR203		±5	±150	545
PWR204		±12	±63	545
PWR205	±15	±50	545	
PWR206	12	5	300	208
PWR207		12	125	208
PWR208		15	100	208
PWR209		±5	±150	208
PWR210		±12	±63	208
PWR211	±15	±50	208	
PWR212	15	5	300	167
PWR213		12	125	167
PWR214		15	100	167
PWR215		±5	±150	167
PWR216		±12	±63	167
PWR217	±15	±50	167	
PWR218	24	5	300	104
PWR219		12	125	104
PWR220		15	100	104
PWR221		±5	±150	104
PWR222		±12	±63	104
PWR223	±15	±50	104	
PWR224	28	5	300	92
PWR225		12	125	92
PWR226		15	100	92
PWR227		±5	±150	92
PWR228		±12	±63	92
PWR229	±15	±50	92	
PWR230	48	5	300	63
PWR231		12	125	63
PWR232		15	100	63
PWR233		±5	±150	63
PWR234		±12	±63	63
PWR235	±15	±50	63	

## COMMON SPECIFICATIONS<sup>(1)</sup>


Parameter	Conditions	Min	Typ	Max	Units
<b>INPUT</b>					
Voltage Range		±20% of Rated Input			
Input Ripple Current	I <sub>LOAD</sub> = Rated Load		50		mA, p-p
<b>ISOLATION</b>					
Rated Voltage		1000			VDC
Test Voltage	60Hz, 60 seconds	3000			V <sub>PK</sub>
Resistance			10		GΩ
Capacitance			25		pF
Leakage Current	V <sub>ISO</sub> = 240VAC			5	μA
<b>OUTPUT</b>					
Voltage Accuracy	I <sub>LOAD</sub> = Rated Load			±5	%
Voltage (No Load)	V <sub>OUT</sub> = 5V Models			7	VDC
	V <sub>OUT</sub> = 12V Models			15	VDC
	V <sub>OUT</sub> = 15V Models			18	VDC
Ripple Voltage	I <sub>LOAD</sub> = Rated Load		75		mV, p-p
Line Regulation			1		%/%
<b>TEMPERATURE</b>					
Specification		-25		+85	°C
Operation		-40		+100	°C
Storage		-55		+125	°C

NOTE: (1) Specifications typical at T<sub>A</sub> = +25°C, nominal input voltage, and rated output current unless otherwise noted.

## ABSOLUTE MAXIMUM RATINGS

Input Voltage	120% × rated voltage
Output Short-Circuit Duration	Continuous to output common
Internal Power Dissipation	2W
Junction Temperature	+175°C
Package Thermal Resistance	60°C/W
Lead Temperature (soldering, 10 seconds)	+300°C

## MECHANICAL





# PWR3XX Series

## Dual-Channel, 2 Watts Rated Output Power UNREGULATED DC/DC CONVERTER SERIES

### FEATURES

- Isolation Voltage Tested per UL544, VDE750, and CSAC22.2 Dielectric Withstand Requirement
- Barrier Leakage Current 100% Tested at 240VAC
- Single Channel
- Single or Dual Unregulated Outputs
- Wide Operating Temperature Range:  $-40^{\circ}\text{C}$  to  $+100^{\circ}\text{C}$
- Input and Output Filtering
- Six-Sided Shielding

### DESCRIPTION


The PWR3XX Series offers a large selection of unregulated 2W DC/DC converters for use in such

diverse applications as process control, telecommunications, portable equipment, medical systems, airborne and shipboard electronic circuits, and automatic test equipment.


Thirty-six models allow the user to select input voltages ranging from +5VDC to +48VDC and output voltages of +5, +12, +15,  $\pm 5$ ,  $\pm 12$ , or  $\pm 15$ VDC.

Surface-mounted devices and manufacturing processes are used in the PWR3XX Series to give the user a device which is more environmentally rugged than most DC/DC converters. The use of surface-mount technologies also gives the PWR3XX Series superior isolation voltage. Each PWR3XX Series unit is tested in compliance with the dielectric withstand voltage requirements of UL544, VDE750, and CSAC22.2.


#### CONNECTION DIAGRAM



#### TYPICAL APPLICATIONS



(Dual-Channel, Dual Output)



(Single-Channel, High-Current Dual Output)

#### ORDERING INFORMATION

Device Family \_\_\_\_\_ PWR 3XX / G  
 PWR indicates DC/DC converter  
 Model Number \_\_\_\_\_  
 Selected from table of Electrical Characteristics \_\_\_\_\_  
 Reliability Screening  
 No designator indicates standard manufacturing processing  
 /G indicates Level I screening—burn-in only  
 /T indicates Level II screening—stabilization bake, temperature cycling, and burn-in

# SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

Model	Nominal Input Voltage (VDC)	Rated Output Voltage (VDC)	Rated Output Current (mA)	Maximum Input Current (mA)
PWR300	5	5	200	690
PWR301		12	84	690
PWR302		15	67	690
PWR303		±5	±100	690
PWR304		±12	±42	690
PWR305		±15	±34	690
PWR306	12	5	200	265
PWR307		12	84	265
PWR308		15	67	265
PWR309		±5	±100	265
PWR310		±12	±42	265
PWR311		±15	±34	265
PWR312	15	5	200	205
PWR313		12	84	205
PWR314		15	67	205
PWR315		±5	±100	205
PWR316		±12	±42	205
PWR317		±15	±34	205
PWR318	24	5	200	130
PWR319		12	84	130
PWR320		15	67	130
PWR321		±5	±100	130
PWR322		±12	±42	130
PWR323		±15	±34	130
PWR324	28	5	200	115
PWR325		12	84	115
PWR326		15	67	115
PWR327		±5	±100	115
PWR328		±12	±42	115
PWR329		±15	±34	115
PWR330	48	5	200	70
PWR331		12	84	70
PWR332		15	67	70
PWR333		±5	±100	70
PWR334		±12	±42	70
PWR335		±15	±34	70

## COMMON SPECIFICATIONS<sup>(1)</sup>



Parameter	Conditions	Min	Typ	Max	Units
<b>INPUT</b>					
Voltage Range		±20% of Rated Input			
Input Ripple Current	$I_{LOAD} = \text{Rated Load}$		30		mA, p-p
<b>ISOLATION</b>					
Rated Voltage		1000			VDC
Test Voltage	60Hz, 60 seconds	3000			$V_{PEAK}$
Resistance			10		$\Omega$
Capacitance			25		pF
Leakage Current	$V_{ISO} = 240VAC$			5	$\mu A$
<b>OUTPUT</b>					
Voltage Accuracy	$I_{LOAD} = \text{Rated Load}$			±5	%
Voltage (No Load)	$V_{OUT} = 5V \text{ Models}$			7	VDC
	$V_{OUT} = 12V \text{ Models}$			15	VDC
	$V_{OUT} = 15V \text{ Models}$			18	VDC
Ripple Voltage	$I_{LOAD} = \text{Rated Load}$		50		mV, p-p
Line Regulation			1		%/%
<b>TEMPERATURE</b>					
Specification		-25		+85	°C
Operation		-40		+100	°C
Storage		-55		+125	°C

NOTE: (1) Specifications typical at  $T_A = +25^\circ C$ , nominal input voltage, and rated output current unless otherwise noted.


## ABSOLUTE MAXIMUM RATINGS

Input Voltage	120% × rated voltage
Output Short-Circuit Duration	Continuous to Output Common
Internal Power Dissipation	2W
Junction Temperature	+175°C
Package Thermal Resistance	90°C/W
Lead Temperature (soldering, 10 seconds)	+300°C

## MECHANICAL



Pins 4 and 7 are missing on single-output models.



### NOTES:

All dimensions are in inches (millimeters)

GRID: 0.100 inches (2.54 millimeters)

**MATERIAL:** Low thermal resistance molding compound which has excellent chemical resistance, wide operating temperature range and good electrical properties under high humidity environments. Lead material is brass with a hot-solder-dipped surface to allow ease of solderability.



# PWR4XX Series

## 3 Watts Rated Output Power UNREGULATED DC/DC CONVERTER SERIES

### FEATURES

- Isolation Voltage Tested per UL544, VDE750, and CSAC22.2 Dielectric Withstand Requirement
- Barrier Leakage Current 100% Tested at 240VAC
- Single Channel
- Single or Dual Unregulated Outputs
- Wide Operating Temperature Range:  $-40^{\circ}\text{C}$  to  $+100^{\circ}\text{C}$
- Input and Output Filtering
- Six-Sided Shielding

### DESCRIPTION


The PWR4XX Series offers a large selection of unregulated 3W DC/DC converters for use in such

diverse applications as process control, telecommunications, portable equipment, medical systems, airborne and shipboard electronic circuits, and automatic test equipment.

Thirty-six models allow the user to select input voltages ranging from +5VDC to +48VDC and output voltages of +5, +12, +15,  $\pm 5$ ,  $\pm 12$ , or  $\pm 15\text{V}$ .

Surface-mounted devices and manufacturing processes are used in the PWR4XX Series to give the user a device which is more environmentally rugged than most DC/DC converters. The use of surface-mount technologies also gives the PWR4XX Series superior isolation voltage. Each PWR4XX Series unit is tested in compliance with the dielectric withstand voltage requirements of UL544, VDC750, and CSAC22.2.

### CONNECTION DIAGRAM



### ORDERING INFORMATION



PWR 4XX / G

Device Family \_\_\_\_\_  
 PWR indicates DC/DC converter

Model Number \_\_\_\_\_  
 Selected from table of Electrical Characteristics

Reliability Screening \_\_\_\_\_  
 No designator indicates standard manufacturing processing  
 /G indicates Level I screening—burn-in only  
 /T indicates Level II screening—stabilization bake, temperature cycling, and burn-in

### TYPICAL APPLICATIONS



# SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

Model	Nominal Input Voltage (VDC)	Rated Output Voltage (VDC)	Rated Output Current (mA)	Maximum Input Current (mA)
PWR400	5	5	600	1034
PWR401		12	250	1034
PWR402		15	200	1034
PWR403		±5	±300	1034
PWR404		±12	±125	1034
PWR405		±15	±100	1034
PWR406	12	5	600	380
PWR407		12	250	380
PWR408		15	200	380
PWR409		±5	±300	380
PWR410		±12	±125	380
PWR411		±15	±100	380
PWR412	15	5	600	286
PWR413		12	250	286
PWR414		15	200	286
PWR415		±5	±300	286
PWR416		±12	±125	286
PWR417		±15	±100	286
PWR418	24	5	600	184
PWR419		12	250	184
PWR420		15	200	184
PWR421		±5	±300	184
PWR422		±12	±125	184
PWR423		±15	±100	184
PWR424	28	5	600	162
PWR425		12	250	162
PWR426		15	200	162
PWR427		±5	±300	162
PWR428		±12	±125	162
PWR429		±15	±100	162
PWR430	48	5	600	105
PWR431		12	250	105
PWR432		15	200	105
PWR433		±5	±300	105
PWR434		±12	±125	105
PWR435		±15	±100	105

## COMMON SPECIFICATIONS<sup>(1)</sup>


Parameter	Conditions	Min	Typ	Max	Units
<b>INPUT</b>					
Voltage Range		±20% of Rated Input			
Input Ripple Current	I <sub>LOAD</sub> = Rated Load		70		mA, p-p
<b>ISOLATION</b>					
Rated Voltage		1000			VDC
Test Voltage	60Hz, 60 seconds	3000			V <sub>PEAK</sub>
Resistance			10		GΩ
Capacitance			50		pF
Leakage Current	V <sub>ISO</sub> = 240VAC			10	μA
<b>OUTPUT</b>					
Voltage Accuracy	I <sub>LOAD</sub> = Rated Load			±5	%
Voltage (No Load)	V <sub>OUT</sub> = 5V Models			7	VDC
	V <sub>OUT</sub> = 12V Models			15	VDC
	V <sub>OUT</sub> = 15V Models			18	VDC
Ripple Voltage	I <sub>LOAD</sub> = Rated Load		100		mV, p-p
Line Regulation			1		%/%
<b>TEMPERATURE</b>					
Specification		-25		+85	°C
Operation		-40		+100	°C
Storage		-55		+125	°C

NOTE: (1) Specifications typical at T<sub>A</sub> = +25°C, nominal input voltage, and rated output current unless otherwise noted.

## ABSOLUTE MAXIMUM RATINGS

Input Voltage	120% × rated voltage
Output Short-Circuit Duration	Momentary
Internal Power Dissipation	2.5W
Junction Temperature	+125°C
Package Thermal Resistance	16°C/W
Lead Temperature (soldering, 10 seconds)	+300°C

## MECHANICAL





# PWR5XX Series

## 4W Rated Output Power UNREGULATED DC/DC CONVERTER SERIES

### FEATURES


- Isolation Voltage Tested per UL544, VDE750, and CSAC22.2 Dielectric Withstand Requirement
- Barrier Leakage Current 100% Tested at 240VAC
- Quad Channel
- Single or Dual Unregulated Outputs
- Wide Operating Temperature Range:  $-40^{\circ}\text{C}$  to  $+100^{\circ}\text{C}$
- Input and Output Filtering
- Six-Sided Shielding

### DESCRIPTION

The PWR5XX Series offers a large selection of unregulated four-watt DC/DC converters for use in

diverse applications as process control, telecommunications, portable equipment, medical systems, airborne and shipboard electronic circuits, and automatic test equipment.

Thirty-six models allow the user to select input voltages ranging from +5VDC to +48VDC and output voltages of +5, +12, +15,  $\pm 5$ ,  $\pm 12$ , or  $\pm 15\text{V}$ . Surface-mounted devices and manufacturing processes are used in the PWR5XX Series to give the user a device which is more environmentally rugged than most DC/DC converters. The use of surface-mount technologies also gives the PWR5XX Series superior isolation voltage. Each PWR5XX Series unit is tested in compliance with the dielectric withstand voltage requirements of UL544, VDE750, and CSAC22.2.



# SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

Model	Nominal Input Voltage (VDC)	Rated <sup>(2)</sup> Output Voltage (VDC)	Rated <sup>(2)</sup> Output Current (mA)	Maximum Input Current (mA)
PWR500	5	5	200	1300
PWR501		12	84	1290
PWR502		15	67	1230
PWR503		±5	±100	1300
PWR504		±12	±42	1290
PWR505	±15	±34	1230	
PWR506	12	5	200	490
PWR507		12	84	444
PWR508		15	67	444
PWR509		±5	±100	490
PWR510		±12	±42	444
PWR511	±15	±34	444	
PWR512	15	5	200	390
PWR513		12	84	355
PWR514		15	67	355
PWR515		±5	±100	390
PWR516		±12	±42	355
PWR517	±15	±34	355	
PWR518	24	5	200	245
PWR519		12	84	222
PWR520		15	67	222
PWR521		±5	±100	245
PWR522		±12	±42	222
PWR523	±15	±34	222	
PWR524	28	5	200	210
PWR525		12	84	190
PWR526		15	67	190
PWR527		±5	±100	210
PWR528		±12	±42	190
PWR529	±15	±34	190	
PWR530	48	5	200	123
PWR531		12	84	111
PWR532		15	67	111
PWR533		±5	±100	123
PWR534		±12	±42	111
PWR535	±15	±34	111	

## COMMON SPECIFICATIONS<sup>(1)</sup>


Parameter	Conditions	Min	Typ	Max	Units
<b>INPUT</b>					
Voltage Range		±20% of Rated Input			
Input Ripple Current	I <sub>LOAD</sub> = Rated Load		70		mA, p-p
<b>ISOLATION</b>					
Rated Voltage		1000			VDC
Test Voltage	60Hz, 60 seconds	3000			V <sub>PK</sub>
Resistance			10		GΩ
Capacitance			55		pF
Leakage Current	V <sub>ISO</sub> = 240VAC			15	μA
<b>OUTPUT</b>					
Voltage Accuracy	I <sub>LOAD</sub> = Rated Load			±5	%
Voltage (No Load)	V <sub>OUT</sub> = 5 Models			7	VDC
	V <sub>OUT</sub> = 12 Models			15	VDC
	V <sub>OUT</sub> = 15 Models			18	VDC
Ripple Voltage	I <sub>LOAD</sub> = Rated Load		1		% of V <sub>OUT</sub> , P-P
Line Regulation			1		%/%
<b>TEMPERATURE</b>					
Specification		-25		+85	°C
Operation		-40		+100	°C
Storage		-55		+125	°C

NOTE: (1) Specifications typical at T<sub>A</sub> = +25°C, nominal input voltage, and rated output current unless otherwise noted. (2) Specifications apply to each output.

## ABSOLUTE MAXIMUM RATINGS

Input Voltage	120% × Rated voltage
Output Short-Circuit Duration	Momentary
Internal Power Dissipation	2.5W
Junction Temperature	+150°C
Package Thermal Resistance	38°C/W
Lead Temperature	
(soldering, 10 seconds)	+300°C

## MECHANICAL







# PWR6XX Series

## 2W Rated Output Power REGULATED DC/DC CONVERTER SERIES

### FEATURES

- Isolation Voltage Tested per UL544, VDE750, and CSAC22.2 Dielectric Withstand Requirement
- Barrier Leakage Current 100% Tested at 240VAC
- Single Channel
- Single or Dual Regulated Outputs
- Linear Output Regulation
- Wide Operating Temperature Range:  $-40^{\circ}\text{C}$  to  $+95^{\circ}\text{C}$
- Input and Output Filtering
- Six-Sided Shielding

### DESCRIPTION


The PWR6XX Series offers a large selection of regulated two-watt DC/DC converters for use in such

diverse applications as process control, telecommunications, portable equipment, medical systems, airborne and shipboard electronic circuits, and automatic test equipment.

Thirty-six models allow the user to select input voltages ranging from +5VDC to +48VDC and output voltages of +5, +12, +15,  $\pm 5$ ,  $\pm 12$ , or  $\pm 15\text{V}$ .

Surface-mounted devices and manufacturing processes are used in the PWR6XX Series to give the user a device which is more environmentally rugged than most DC/DC converters. The use of surface-mount technologies also gives the PWR6XX Series superior isolation voltage. Each PWR6XX Series unit is tested in compliance with the dielectric withstand voltage requirements of UL544, VDE750, and CSAC22.2.



#### CONNECTION DIAGRAM



#### ORDERING INFORMATION

Device Family \_\_\_\_\_ PWR 6XX /G  
 PWR indicates DC/DC converter  
 Model Number \_\_\_\_\_  
 Selected from table of Electrical Characteristics  
 Reliability Screening \_\_\_\_\_  
 No designator indicates standard manufacturing processing  
 /G indicates Level I screening—burn-in only  
 /T indicates Level II screening—stabilization bake, temperature cycling, and burn-in

#### TYPICAL APPLICATIONS



# SPECIFICATIONS

## ELECTRICAL SPECIFICATIONS<sup>(1)</sup>













Model	Nominal Input Voltage (VDC)	Rated Output Voltage (VDC)	Rated Output Current (mA)	Input Current		Reflected Ripple Current, typ (mA)	Regulation		Efficiency, min (%)
				No Load, typ (mA)	Rated Load, typ (mA)		Line, typ (%)	Load, typ (%)	
PWR600	5	5	400	45	645	25	0.02	0.04	59
PWR601		12	167	45	597	25	0.02	0.04	63
PWR602		15	134	45	580	25	0.02	0.04	64
PWR603		±5	±200	45	645	25	0.02	0.04	60
PWR604		±12	±84	45	600	25	0.02	0.04	63
PWR605		±15	±67	45	580	25	0.02	0.04	64
PWR606	12	5	400	22	268	20	0.02	0.04	59
PWR607		12	167	22	248	20	0.02	0.04	63
PWR608		15	134	22	241	20	0.02	0.04	64
PWR609		±5	±200	22	269	20	0.02	0.04	60
PWR610		±12	±84	22	249	20	0.02	0.04	63
PWR611		±15	±67	22	243	20	0.02	0.04	64
PWR612	15	5	400	15	214	20	0.02	0.04	59
PWR613		12	167	15	199	20	0.02	0.04	63
PWR614		15	134	15	193	20	0.02	0.04	64
PWR615		±5	±200	15	215	20	0.02	0.04	60
PWR616		±12	±84	15	200	20	0.02	0.04	63
PWR617		±15	±67	15	195	20	0.02	0.04	64
PWR618	24	5	400	10	134	15	0.02	0.04	59
PWR619		12	167	10	124	15	0.02	0.04	63
PWR620		15	134	10	120	15	0.02	0.04	64
PWR621		±5	±200	10	135	15	0.02	0.04	60
PWR622		±12	±84	10	126	15	0.02	0.04	63
PWR623		±15	±67	10	122	15	0.02	0.04	64
PWR624	28	5	400	10	114	15	0.02	0.04	59
PWR625		12	167	10	107	15	0.02	0.04	63
PWR626		15	134	10	104	15	0.02	0.04	64
PWR627		±5	±200	10	114	15	0.02	0.04	60
PWR628		±12	±84	10	108	15	0.02	0.04	63
PWR629		±15	±67	10	105	15	0.02	0.04	64
PWR630	48	5	400	10	67	10	0.02	0.04	59
PWR631		12	167	10	63	10	0.02	0.04	63
PWR632		15	134	10	63	10	0.02	0.04	64
PWR633		±5	±200	10	67	10	0.02	0.04	60
PWR634		±12	±84	10	63	10	0.02	0.04	63
PWR635		±15	±67	10	63	10	0.02	0.04	64

## COMMON SPECIFICATIONS<sup>(1)</sup>

Parameter	Conditions	Min	Typ	Max	Units
<b>INPUT</b>					
Voltage Range	V <sub>IN</sub> = 5V Models V <sub>IN</sub> = 12V Models V <sub>IN</sub> = 15V Models V <sub>IN</sub> = 24V Models V <sub>IN</sub> = 28V Models V <sub>IN</sub> = 48V Models	4.5 10.8 13.8 21.6 25.2 43.2		5.5 13.5 16.5 26.5 31.0 53.0	VDC VDC VDC VDC VDC VDC
<b>ISOLATION</b>					
Rated Voltage		1000			VDC
Test Voltage	60 Seconds, 60Hz	3000			V <sub>PK</sub>
Resistance			10		GΩ
Capacitance			140		pF
Leakage Current	240V, 60Hz			20	μA, rms
<b>OUTPUT</b>					
Voltage Accuracy			±0.5	±1	%
Voltage Balance	Dual Output Units Only		±0.3		%
Temperature Coefficient	-25°C ≤ T <sub>A</sub> ≤ +85°C		±0.01		%/°C
Ripple and Noise	BW = DC to 10MHz		30		mV, p-p
<b>TEMPERATURE</b>					
Specification		-25		+85	°C
Operation		-40		+95	°C
Storage		-55		+125	°C

NOTE: (1) Specifications typical at T<sub>A</sub> = +25°C, nominal input voltage, and rated output current unless otherwise noted.

## MECHANICAL



NOTES:  
 All dimensions are in inches (millimeters)  
 GRID: 0.100 inches (2.54 millimeters)

MATERIAL: Units are encapsulated in a low thermal resistance molding compound which has excellent chemical resistance, wide operating temperature range, and good electrical properties under high humidity environments. Lead material is brass with a hot-solder-dipped surface to allow ease of solderability.

Common pins are missing on single output models.

## ABSOLUTE MAXIMUM RATINGS

Input Voltage	120% of nominal
Output Short-Circuit Duration	5 seconds
Internal Power Dissipation	1.5W
Lead Temperature (soldering, 10 seconds)	+300°C
Junction Temperature	+150°C
Package Thermal Resistance (Junction-to-Ambient, $\theta_{JA}$ )	45°C/W

# APPLICATION NOTES

## TESTING ISOLATION BARRIER CHARACTERISTICS

The insulation and spacings of the PWR6XX Series are 100% tested to meet the dielectric withstand requirements of UL544, paragraph 31. A 60Hz essentially sinusoidal potential is applied between the primary and secondary for a period of one minute. The potential used for this test is twice the maximum rated voltage plus 1000V. For the PWR6XX Series the test voltage is 3000V peak.

Dielectric withstand testing is intended to be done at the manufacturer's site only. This test should not be repeated. Exposing the dielectric material of the isolation barrier to repeated testing causes microscopic carbonizing of the dielectric, resulting in a weakened barrier. A low resistance path will eventually be created across the barrier.

## PRESERVING ISOLATION CHARACTERISTICS

If intrinsic safety is required, care should be taken in the layout and assembly of the printed wiring board (PWB) to avoid degrading the isolation barrier of the PWR6XX. Precautionary measures include cleaning the PWB prior to installing the PWR6XX to prevent trapping contaminants under the unit. Use nonconductive spacers to keep the PWR6XX off the PWB. Use epoxy solder mask to isolate PWB conductive traces which must run under or close to the PWR6XX. In the layout of the PWB, avoid placing PWB traces under the unit. Do not use conductive inks on the PWB under the unit; e.g., inks used in inspection stamps or component identification marking.

## OUTPUT POWER DISTRIBUTION

Figure 1 shows the recommended method of connecting multiple loads to the PWR6XX. Single-point power distribution prevents ground loops and interaction between parallel load circuits.




FIGURE 1. Recommended Power Distribution.

## MEASURING NOISE

Measuring the input and output noise performance of a DC/DC converter is a very difficult task that should be attempted only in a controlled laboratory test environment due to extraneous noise sources.

Figure 2 illustrates two recommended methods for testing output voltage ripple and noise. Reflected input current ripple and noise should be measured with a high performance current probe. Measuring input current and noise into a "known" impedance with a voltage probe should be avoided.




FIGURE 2. Recommended Noise Measurement Methods.



# PWR7XX Series

## 5W Rated Output Power REGULATED DC/DC CONVERTER SERIES

### FEATURES

- Isolation Voltage Tested per UL544, VDE750, and CSAC22.2 Dielectric Withstand Requirement
- Barrier Leakage Current 100% Tested at 240VAC
- Single Channel
- Single or Dual Regulated Outputs
- Linear Output Regulation
- Wide Operating Temperature Range:  $-40^{\circ}\text{C}$  to  $+100^{\circ}\text{C}$
- Input and Output Filtering
- Six-Sided Shielding


### DESCRIPTION

The PWR7XX Series offers a large selection of regulated 5W DC/DC converters for use in such diverse applications as process control, telecommunications, portable equipment, medical systems, airborne and shipboard electronic circuits, and automatic test equipment.

Thirty-six models allow the user to select input voltages ranging from +5VDC to +48VDC and output voltages of +5, +12, +15,  $\pm 5$ ,  $\pm 12$ , or  $\pm 15$ V.

Surface-mounted devices and manufacturing processes are used in the PWR7XX Series to give the user a device which is more environmentally rugged than most DC/DC converters. The use of surface-mount technologies also gives the PWR7XX Series superior isolation voltage. Each PWR7XX Series unit is tested in compliance with the dielectric withstand voltage requirements of UL544, VDC750, and CSAC22.2.



#### CONNECTION DIAGRAM



#### ORDERING INFORMATION

Device Family \_\_\_\_\_ PWR 7XX /G  
 PWR indicates DC/DC converter  
 Model Number \_\_\_\_\_  
 Selected from table of Electrical Characteristics  
 Reliability Screening \_\_\_\_\_  
 No designator indicates standard manufacturing processing  
 /G indicates Level I screening—burn-in only  
 /T indicates Level II screening—stabilization bake, temperature cycling, and burn-in

#### TYPICAL APPLICATIONS



# SPECIFICATIONS

## ELECTRICAL SPECIFICATIONS<sup>(1)</sup>

Model	Nominal Input Voltage (VDC)	Rated Output Voltage (VDC)	Rated Output Current (mA)	Input Current		Reflected Ripple Current, typ (mA) p-p	Regulation		Efficiency, min (%)
				No Load, typ (mA)	Rated Load, typ (mA)		Line, typ (%)	Load, typ (%)	
PWR700	5	5	1000	168	1600	30	.02	.04	61
PWR701		12	417	168	1535	30	.02	.04	63
PWR702		15	334	168	1490	30	.02	.04	65
PWR703		±5	±500	168	1560	30	.02	.04	62
PWR704		±12	±209	168	1490	30	.02	.04	65
PWR705		±15	±167	168	1450	30	.02	.04	67
PWR706	12	5	1000	38	620	10	.02	.04	61
PWR707		12	417	38	550	10	.02	.04	63
PWR708		15	334	38	535	10	.02	.04	65
PWR709		±5	±500	38	640	10	.02	.04	62
PWR710		±12	±209	38	550	10	.02	.04	65
PWR711		±15	±167	38	535	10	.02	.04	67
PWR712	15	5	1000	35	510	10	.02	.04	61
PWR713		12	417	35	490	10	.02	.04	63
PWR714		15	334	35	470	10	.02	.04	65
PWR715		±5	±500	35	520	10	.02	.04	62
PWR716		±12	±209	35	480	10	.02	.04	65
PWR717		±15	±167	35	455	10	.02	.04	67
PWR718	24	5	1000	33	320	20	.02	.04	61
PWR719		12	417	33	305	20	.02	.04	63
PWR720		15	334	33	300	20	.02	.04	65
PWR721		±5	±500	33	330	20	.02	.04	62
PWR722		±12	±209	33	310	20	.02	.04	65
PWR723		±15	±167	33	305	20	.02	.04	67
PWR724	28	5	1000	33	280	20	.02	.04	61
PWR725		12	417	33	270	20	.02	.04	63
PWR726		15	334	33	260	20	.02	.04	65
PWR727		±5	±500	33	280	20	.02	.04	62
PWR728		±12	±209	33	270	20	.02	.04	65
PWR729		±15	±167	33	260	20	.02	.04	67
PWR730	48	5	1000	31	165	10	.02	.04	61
PWR731		12	417	31	160	10	.02	.04	63
PWR732		15	334	31	155	10	.02	.04	65
PWR733		±5	±500	31	165	10	.02	.04	62
PWR734		±12	±209	31	155	10	.02	.04	65
PWR735		±15	±167	31	155	10	.02	.04	67

## COMMON SPECIFICATIONS<sup>(1)</sup>

Parameter	Conditions	Min	Typ	Max	Units
<b>INPUT</b>					
Voltage Range	V <sub>IN</sub> = 5V Models V <sub>IN</sub> = 12V Models V <sub>IN</sub> = 15V Models V <sub>IN</sub> = 24V Models V <sub>IN</sub> = 28V Models V <sub>IN</sub> = 48V Models	4.65 11.00 13.70 21.00 25.00 44.50		6 15 17 27 31 53	VDC VDC VDC VDC VDC VDC
<b>ISOLATION</b>					
Rated Voltage		1000			VDC
Test Voltage	60 Seconds, 60Hz	3000			V <sub>PK</sub>
Resistance			10		GΩ
Capacitance			170		pF
Leakage Current	240V rms, 60Hz			25	μA, rms
<b>OUTPUT</b>					
Voltage Accuracy			±0.5	±1	%
Voltage Balance	Dual Output Units Only		±0.3		%
Temperature Coefficient	-25°C ≤ T <sub>A</sub> ≤ +85°C		±0.01		%/°C
Ripple and Noise	BW = DC to 10MHz		30		mV, p-p
<b>TEMPERATURE</b>					
Specification		-25		+85	°C
Operation		-40		+100	°C
Storage		-55		+125	°C

NOTE: (1) Specifications typical at T<sub>A</sub> = +25°C, nominal input voltage, and rated output current unless otherwise noted.



# SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

Model	Nominal Input Voltage (VDC)	Channel 1 Rated Output		Channel 2 Rated Output		Maximum Input Current (mA)
		Voltage (VDC)	Current (mA)	Voltage (VDC)	Current (mA)	
PWR800	5	5	250	±12	±156	1665
PWR801		5	250	±15	±125	
PWR802	12	5	250	±12	±156	695
PWR803		5	250	±15	±125	
PWR804	15	5	250	±12	±156	555
PWR805		5	250	±15	±125	
PWR806	24	5	250	±12	±156	345
PWR807		5	250	±15	±125	
PWR808	28	5	250	±12	±156	295
PWR809		5	250	±15	±125	
PWR810	48	5	250	±12	±156	170
PWR811		5	250	±15	±125	

## COMMON SPECIFICATIONS<sup>(1)</sup>


Parameter	Conditions	Min	Typ	Max	Units
<b>INPUT</b>					
Voltage Range		±20% of Rated Input			
Input Ripple Current	$I_{LOAD} = \text{Rated Load}$		50		mA, p-p
<b>ISOLATION</b>					
Rated Voltage		1000			VDC
Test Voltage	60Hz, 60 seconds	3000			$V_{PEAK}$
Resistance			10		GΩ
Capacitance			80		pF
Leakage Current	$V_{ISO} = 240VAC$			10	μA
<b>OUTPUT</b>					
Voltage Accuracy	$I_{LOAD} = \text{Rated Load}$			±5	%
Voltage (No Load)	$V_{OUT} = 5V$ Models			7	VDC
	$V_{OUT} = 12V$ Models			15	VDC
	$V_{OUT} = 15V$ Models			18	VDC
Ripple Voltage	$I_{LOAD} = \text{Rated Load}$		100		mV, p-p
Line Regulation			1		%/%
<b>TEMPERATURE</b>					
Specification		-25		+85	°C
Operation		-40		+100	°C
Storage		-55		+125	°C

NOTE: (1) Specifications typical at  $T_A = +25^\circ C$ , nominal input voltage, and rated output current unless otherwise noted.

## ABSOLUTE MAXIMUM RATINGS

Input Voltage	120% × rated voltage
Output Short-Circuit Duration	Momentary
Internal Power Dissipation	4W
Junction Temperature	+175°C
Package Thermal Resistance	27°C/W
Lead Temperature (soldering, 10 seconds)	+300°C

## MECHANICAL



### NOTES:

All dimensions are in inches (millimeters)

GRID: 0.100 inches (2.54 millimeters)

**MATERIAL:** Low thermal resistance molding compound which has excellent chemical resistance, wide operating temperature range and good electrical properties under high humidity environments. Lead material is brass with a hot-solder-dipped surface to allow ease of solderability.





**PWR70**

## ISOLATED DC/DC CONVERTER Low Cost—Unregulated Outputs OUTPUT POWER TO 3 WATTS

### FEATURES

- TESTED IN COMPLIANCE WITH UL544
- OUTPUT POWER TO 3 WATTS
- HIGH ISOLATION VOLTAGE 2000V<sub>PEAK</sub>
- SIX-SIDED SHIELDING
- INPUT AND OUTPUT FILTERING
- LOW PROFILE PACKAGE 0.4" HIGH

### APPLICATIONS

- SPOT REGULATOR
- POWER FOR DATA ACQUISITION,  
OP AMPS, ETC.
- PROCESS CONTROL
- PORTABLE EQUIPMENT
- TEST EQUIPMENT

### DESCRIPTION

The PWR70 is a single-channel, dual-output DC/DC converter designed for general purpose power conversion applications where high efficiency is more important than load regulation.


The PWR70 provides a plus and minus output voltage approximately equal to the input voltage magnitude. It operates over an input voltage range of 10VDC to 18VDC. Isolation voltage is a minimum of 2000 V<sub>PK</sub>.

Six-sided shielding suppresses electromagnetic radiation which could disturb sensitive analog measurements or interfere with system timing signals. Input filtering minimizes reflected ripple current. Output ripple voltage and switching transients are reduced by filtering the PWR70 outputs.

Connecting an output pin to the output common will not damage the PWR70. Continuous short-circuit protection is accomplished by using power MOSFETs in the PWR70's input circuitry.

The PWR70 is tested in compliance with UL544 dielectric withstand voltage requirements for primary circuits.

### SIMPLIFIED CIRCUIT DIAGRAM



# SPECIFICATIONS

## ELECTRICAL

At  $T_A = \pm 25^\circ\text{C}$ ,  $+V_{IN} = 15\text{VDC}$ , and  $I_{OUT} = \pm 15\text{mA}$  unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>INPUT</b>					
Rated Voltage		10	15	18	VDC
Voltage Range					VDC
Input Current	$I_{OUT} = \pm 3\text{mA}$		25		mA
Ripple Current	$I_{OUT} = \pm 33\text{mA}$			150	mA
	$I_{OUT} = \pm 3\text{mA}$		$\pm 10$		mA, pk
	$I_{OUT} = \pm 33\text{mA}$		$\pm 10$		mA, pk
<b>ISOLATION</b>					
Rated Voltage	60sec, 60Hz, 5000V pk	2000			VDC
Resistance			10G		$\Omega$
Capacitance			12		pF
Leakage Current	$V_{ISO} = 240\text{VAC}$ , 60Hz			2	$\mu\text{A}$
<b>OUTPUT</b>					
Rated Voltage			$\pm 15$		VDC
Voltage Accuracy			$\pm 15$	5	%
Rated Current		0	$\pm 15$		mA
Current Range				$\pm 100$	mA
Line Regulation	$10\text{VDC} \geq V_{IN} \geq 18\text{VDC}$				V/V
Load Regulation	$\pm 3\text{mA} \geq I_{OUT} \geq \pm 33\text{mA}$				mV/mA
Ripple Voltage	$I_{OUT} = \pm 3\text{mA}$		$\pm 10$		mV, pk
	$I_{OUT} = \pm 33\text{mA}$			$\pm 80$	mV, pk
<b>TEMPERATURE</b>					
Specification		-25		+85	$^\circ\text{C}$
Operating		-55		+125	$^\circ\text{C}$
Storage		-65		+150	$^\circ\text{C}$




FIGURE 1. Load Regulation.




FIGURE 2. Temperature Drift.

## ABSOLUTE MAXIMUM RATINGS

Input Voltage	18VDC
Output Current	$\pm 150\text{mA}$
Output Short-Circuit Duration	Continuous

## MECHANICAL

Pin numbers shown for reference only.


"+" denotes missing pin.

NOTE: Input and Output circuits have separate shields.

DIM.	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.075	1.175	27.31	29.85
B	1.075	1.175	27.31	29.85
C	.350	.420	8.99	10.67
D	.038	.042	0.97	1.07
G	200 BASIC		5.08 BASIC	
H	.212	.312	5.36	7.92
K	.170	.350	4.32	8.89
L	.800 BASIC		20.32 BASIC	
P	.100 BASIC		2.54 BASIC	
R	.112	.212	2.84	5.38

Material: Black Epoxy  
Weight: 15 gm. (0.53 oz.)  
Grid: 2.50mm (0.10")

## CONNECTION DIAGRAM





# PWR71

## ISOLATED DC/DC CONVERTER

### Four Isolated Channels - Dual, Unregulated Outputs

### 3 WATTS RATED OUTPUT POWER

#### FEATURES

- TESTED IN COMPLIANCE WITH UL544
- OUTPUT POWER TO 3 WATTS
- HIGH ISOLATION VOLTAGE 1000V<sub>PEAK</sub>
- SIX-SIDED SHIELDING
- INPUT AND OUTPUT FILTERING
- LOW PROFILE PACKAGE 0.4" HIGH

#### DESCRIPTION

The PWR71 is a four-channel, dual-output, unregulated DC/DC converter designed for general purpose power conversion applications where high efficiency is more important than load regulation.

The PWR71 has four isolated plus and minus output voltages approximately equal to the magnitude of the input voltage. It operates over an input voltage range of 10VDC to 18VDC. Rated output current for the PWR71 is 25mA per output or a total of 200mA for all outputs.

Isolation voltage between the input and any of the four output circuits is 1000V<sub>PK</sub> continuous. This same isolation specification applies between any of the four dual outputs.

#### APPLICATIONS

- SPOT REGULATOR
- POWER FOR DATA ACQUISITION, OP AMPS, ETC.
- PROCESS CONTROL
- PORTABLE EQUIPMENT
- TEST EQUIPMENT

A continuous connection between an output and its common will not damage the PWR71. Short circuit protection is accomplished by using power MOSFETs in the PWR71 input circuitry.

Six-sided shielding suppresses electromagnetic radiation which could disturb sensitive analog measurements or interfere with system timing signals. Filtering the PWR71 input and outputs minimizes the effects of electrical noise on the source and loads of the converter.

Each PWR71 is tested in compliance with UL544, VDE750, and CSA C22.2 dielectric withstand specifications. In addition, barrier leakage current is 100% tested.


# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 15\text{VDC}$ , and  $I_{OUT} = \pm 25\text{mA}$  unless otherwise noted.

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNITS
<b>INPUT</b>					
Rated Voltage			15		VDC
Voltage Range		10	50	18	VDC
Input Current	$I_{LOAD} = 0$		280	375	mA
Ripple Current	$I_{LOAD} = \text{Rated Load}$		30		mA, pk
	$I_{LOAD} = \text{Rated Load}$		80		mA, p-p
<b>ISOLATION</b>					
Rated Voltage	Ratings apply input-to-output and channel-to-channel	1000			VDC
Resistance	60 sec, 60 Hz, 3000 $V_{PK}$		10G		$\Omega$
Capacitance			10		pF
Leakage Current	$V_{ISO} = 240\text{VAC}$ , 60Hz			3	$\mu\text{A}$
<b>OUTPUT</b>					
Rated Voltage	$I_{OUT} = \text{No Load}$	$\pm 15$	$\pm 15$	$\pm 18$	VDC
Voltage Range	$I_{OUT} = \text{Rated Load}$	$\pm 14.25$		$\pm 15.75$	VDC
Rated Power		3			Watts
Rated Current	Each output	$\pm 25$			mA
Current Range	Total of all outputs	200			mA
	Each output	0		$\pm 40$	mA
Line Regulation	Total of all outputs	0		500	mA
	$10\text{VDC} \geq V_{IN} \geq 18\text{VDC}$		1.08		V/V
Load Regulation	$0\text{mA} \geq I_{LOAD} \geq 25\text{mA}$		35		mV/mA
Ripple Voltage	$I_{LOAD} = 0$		$\pm 10$		mV, pk
	$I_{LOAD} = \text{Rated Load}$			$\pm 100$	mV, pk
<b>TEMPERATURE</b>					
Specification		-25		+85	$^\circ\text{C}$
Operating		-40		+100	$^\circ\text{C}$
Storage		-55		+125	$^\circ\text{C}$


## MECHANICAL




## ABSOLUTE MAXIMUM RATINGS

Input Voltage	18VDC
Output Current	500 mA
Output Short-Circuit Duration	Continuous


## TYPICAL PERFORMANCE CURVES



## TYPICAL APPLICATIONS



## CONNECTION DIAGRAM





**PWR72**

## Wide Input Voltage Range—5VDC to 22VDC UNREGULATED DC/DC CONVERTER

### FEATURES

- Low Price
- High Power Output: 3W, minimum
- Wide Input Voltage Range: 5VDC to 22VDC
- Isolation Barrier 100% Tested per UL544, VDE750, and CSA C22.2 Dielectric Withstand
- Isolation Barrier Leakage Current 100% Tested at 240VAC: 3 $\mu$ A, maximum
- Low Isolation Barrier Capacitance: 10pF
- Single-Channel, Dual Output


### DESCRIPTION

The PWR72 is a 3W, single-channel, dual-output DC/DC converter designed for low cost spot power conversion and ground elimination applications.

It provides a plus and minus output voltage approximately equal to the input voltage magnitude. The PWR72 operates over a wide range of input voltages from 5VDC to 22VDC. Its unregulated outputs give the PWR72 high efficiency power conversion.

Surface-mounted devices and manufacturing processes are used in the PWR72 to give the user a device which is more environmentally rugged than most DC/DC converters. The use of surface-mounted technologies also gives the PWR72 superior isolation voltage. A third advantage of using surface-mounted technologies is low manufacturing cost.


### CONNECTION DIAGRAM



### ORDERING INFORMATION

Device Family ————— PWR 72 /G  
 PWR indicates DC/DC converter  
 Model Number —————  
 Reliability Screening  
 No designator indicates standard manufacturing processing  
 /G indicates Level I screening—burn-in only  
 /T indicates Level II screening—stabilization bake, temperature cycling, and burn-in

### TYPICAL APPLICATION



# SPECIFICATIONS

## ELECTRICAL




At  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 15\text{VDC}$ , and  $I_{OUT} = \pm 100\text{mA}$  unless otherwise noted.

Parameter	Conditions	Min	Typ	Max	Units
<b>INPUT</b>					
Rated Voltage			15		VDC
Voltage Range		5		22	VDC
Input Current	$I_{LOAD} = 0$		40		mA
	$I_{LOAD} = \text{Rated Load}$		280	330	mA
Ripple Current	$I_{LOAD} = 0$		15		mA, pk
	$I_{LOAD} = \text{Rated Load}$		150		mA, p-p
<b>ISOLATION</b>					
Rated Voltage		1000			VDC
Test Voltage	60sec, 60Hz	3000			$V_{PK}$
Resistance			10		G $\Omega$
Capacitance			10		pF
Leakage Current	$V_{ISO} = 240\text{VAC}, 60\text{Hz}$			3	$\mu\text{A}$
<b>OUTPUT</b>					
Rated Voltage			$\pm 15$		VDC
Voltage Range	$I_{OUT} = \text{No Load}$	$\pm 15$		$\pm 20$	VDC
	$I_{OUT} = \text{Rated Load}$	$\pm 14.25$		$\pm 15.75$	VDC
Rated Power		3			W
Rated Current		100			mA
Current Range	Total of all outputs	200			mA
	Each output	0		$\pm 150$	mA
Line Regulation	Total of all outputs	0		300	mA
Load Regulation	$10\text{VDC} \geq V_{IN} \geq 18\text{VDC}$		1.15		V/V
Ripple Voltage	$0\text{mA} \geq I_{LOAD} \geq 100\text{mA}$		15		mV/mA
	$I_{LOAD} = 0$		30		mV, pk
	$I_{LOAD} = \text{Rated Load}$			150	mV, pk
<b>TEMPERATURE</b>					
Specification		-25		+85	$^\circ\text{C}$
Operation		-40		+100	$^\circ\text{C}$
Storage		-55		+125	$^\circ\text{C}$

## ABSOLUTE MAXIMUM RATINGS

Input Voltage	22VDC
Output Short-Circuit Duration	Momentary
Internal Power Dissipation	3W
Junction Temperature	+175 $^\circ\text{C}$
Package Thermal Resistance	13 $^\circ\text{C}/\text{W}$
Lead Temperature (soldering, 10 seconds)	+300 $^\circ\text{C}$

## MECHANICAL




### NOTES:

All dimensions are in inches (millimeters)

GRID: 0.100 inches (2.54 millimeters)

**MATERIAL:** Low thermal resistance molding compound which has excellent chemical resistance, wide operating temperature range and good electrical properties under high humidity environments. Lead material is brass with a hot-solder-dipped surface to allow ease of solderability.

## TYPICAL PERFORMANCE CURVES





**PWR74**

## ISOLATED DC/DC CONVERTER

### Two Isolated Channels - Dual, Unregulated Outputs

### OUTPUT POWER TO 3 WATTS

#### FEATURES

- TESTED IN COMPLIANCE WITH UL544
- OUTPUT POWER TO 3 WATTS
- HIGH ISOLATION VOLTAGE 1500V<sub>PEAK</sub>
- SIX-SIDED SHIELDING
- INPUT AND OUTPUT FILTERING
- LOW PROFILE PACKAGE 0.4" HIGH

#### DESCRIPTION

The PWR74 is a two-channel, dual-output DC/DC converter designed for general purpose power conversion applications where high efficiency is more important than load regulation.

The PWR74 provides two isolated plus and minus output voltages approximately equal to the input voltage magnitude. It operates over an input voltage range of 10VDC to 20VDC. Isolation voltage is a minimum of 1500 V<sub>PK</sub>.

#### APPLICATIONS


- SPOT REGULATOR
- POWER FOR DATA ACQUISITION, OP AMPS, ETC.
- PROCESS CONTROL
- PORTABLE EQUIPMENT
- TEST EQUIPMENT

Six-sided shielding suppresses electromagnetic radiation which could disturb sensitive analog measurements or interfere with system timing signals. Input filtering minimizes reflected ripple current. Output ripple voltage and switching transients are reduced by filtering the PWR74 outputs.

Momentarily connecting an output pin to its output common will not damage the PWR74. Short-circuit protection is accomplished by using power MOSFETs in the PWR74's input circuitry.

The PWR74 is tested in compliance with UL544 dielectric withstand voltage requirements for primary circuits.

#### SIMPLIFIED CIRCUIT DIAGRAM




# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 15\text{VDC}$ , and  $I_{OUT} = \pm 25\text{mA}$  unless otherwise noted.


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>INPUT</b>					
Rated Voltage			15		VDC
Voltage Range		10		20	VDC
Input Current	$I_{OUT} = \text{No Load}$		55	75	mA
	$I_{OUT} = \text{Rated Load}$		155	175	mA
Ripple Current	$I_{OUT} = \text{No Load}$		80		mA, p,p
	$I_{OUT} = \text{Rated Load}$		100		mA, p,p
<b>ISOLATION</b>	Ratings apply input-to-output and channel-to-channel				
Rated Voltage	60 sec, 60 Hz, 4000 $V_{PK}$	1500			$V_{PK}$
Resistance			10G		$\Omega$
Capacitance			12		pF
Leakage Current	$V_{ISO} = 240\text{VAC}, 60\text{Hz}$			2	$\mu\text{A}$
<b>OUTPUT</b>					
Rated Voltage	$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		$\pm 15$		VDC
Voltage Accuracy				5	%
Rated Current	$-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		$\pm 25$		mA
Current Range		0		$\pm 50$	mA
Line Regulation	$10\text{VDC} \geq V_{IN} \geq 20\text{VDC}$		1.15		V/V
Load Regulation	$\pm 5\text{mA} \geq I_{OUT} \geq \pm 25\text{mA}$		18		mV/mA
Ripple Voltage	$I_{OUT} = \text{No Load}$		20		mV, p,p
	$I_{OUT} = \text{Rated Load}$		40	100	mV, p,p
<b>TEMPERATURE</b>					
Specification		-25		+85	$^\circ\text{C}$
Operating		-55		+125	$^\circ\text{C}$
Storage		-65		+150	$^\circ\text{C}$




## ABSOLUTE MAXIMUM RATINGS

Input Voltage ..... 20VDC  
 Output Current .....  $\pm 100\text{mA}$   
 Output Short-Circuit Duration ..... 45 Seconds

## MECHANICAL



## CONNECTION DIAGRAM





## ISOLATED DC-TO-DC CONVERTER

### FEATURES

- HIGH BREAKDOWN VOLTAGE 5000V PEAK
- LOW LEAKAGE CAPACITANCE  $\approx 3\text{pF}$
- SHIELDED AND UNSHIELDED UNITS
- COMPLETELY SPECIFIED

### BENEFITS


- HIGH VOLTAGE RATING PROTECTS EXPENSIVE INSTRUMENTATION
- LOW LEAKAGE CURRENT PROTECTS HUMAN LIFE
- EXCELLENT ISOLATION CMR IMPROVES SYSTEM PERFORMANCE
- SHIELDING PREVENTS ELECTROSTATIC AND EMI PROBLEMS

### APPLICATIONS

- INDUSTRIAL PROCESS CONTROL
- MEDICAL INSTRUMENTATION
- TEST EQUIPMENT
- DATA ACQUISITION SYSTEMS

### DESCRIPTION

The Model 700 converts a 10VDC to 18VDC input to a dual output of the same value as the input voltage. The internal hybrid integrated circuit reduces size and cost. A self-contained frequency stable 130kHz oscillator drives switching circuitry which is designed to minimize the common problem of spiking due to transformer saturation. Regulation and short circuit protection, if desired, can easily be added (see Figure 3). Models 700 and 700M have separate internal input and output shields. Models 700U and 700UM have no internal shields.



# SPECIFICATIONS

## ELECTRICAL



Typical at 25°C with 15VDC supply unless otherwise noted.

MODEL	700/700M	700U/700UM
<b>INPUT</b>		
Voltage Range <sup>(1)</sup>	10V to 18V	
Current at ±3mA Load	20mA	
Current at ±30mA Load	±100mA, max	
Ripple Current at ±3mA Load	±3mA, peak	
Ripple Current at ±30mA Load	±100mA, peak	
<b>ISOLATION<sup>(2)</sup></b>		
Voltage, Test, 5sec at 60Hz	4200V, p	5000V, p
Voltage, Continuous, derated	1500V, p	2000V, p
Impedance	10GΩ    5pF	10GΩ    3pF
Leakage Current at 240V/60Hz	1μA, max	1μA, max
<b>OUTPUT</b>		
V <sub>OUT</sub> at ±3mA to ±30mA Load	±V <sub>IN</sub> with ±1V tolerance	
Operating Current total of both outputs	60mA, max	
Safe Nondestructive Current at 25°C	120mA, max	
Sensitivity to Input Voltage	1.08V/V	
Load Regulation	35mV/mA	
Ripple Voltage at ±3mA Load	±15mV, peak	
Ripple Voltage at ±30mA Load	±80mV, peak max	
Balance of +V and -V at +I = -I	±20mV	
<b>TEMPERATURE RANGE</b>		
Operating	-25°C to +85°C	
Storage	-55°C to +125°C	

### NOTES:

- Derate to 16V max between +V<sub>IN</sub> and -V<sub>IN</sub> above 70°C.
- A medical grade unit is available which is 100% screened to Patient Connected Circuit requirements for the leakage current: par. 27.5, and dielectric withstand voltage: par. 31.11, of UL544. Specify 700M or 700UM.

## MECHANICAL



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.075	1.135	27.31	28.83
B	1.075	1.135	27.31	28.83
C	.350	.410	8.89	10.41
D	.038	.042	0.97	1.07
G	.200 BASIC		5.08 BASIC	
H	.212	.312	5.38	7.92
K	.170	.350	4.32	8.89
L	.800 BASIC		20.32 BASIC	
P	.100 BASIC		2.54 BASIC	
R	.112	.212	2.84	5.38

Material: Black epoxy  
Weight: 22.67gm (0.80oz)  
Grid: 2.50mm (0.10")

NOTE: Input and Output circuits have separate shields.




FIGURE 1. Load Regulation.




FIGURE 2. Temperature Drift.




FIGURE 3. Short Circuit Protection.

\*For one output with constant 15mA load and varying current on other output.  
A minimum load of 3mA is recommended for each output.

## USE WITH ISOLATION AMPLIFIERS:

When the Model 700/700U is used with isolation amplifiers such as the Burr-Brown 3650 and 3652 special attention should be given to current ratings to avoid over designing. Since the isolation amplifiers do not draw maximum current simultaneously from the V<sub>+</sub> and V<sub>-</sub>

Model 700/700U terminals, it is possible to drive more isolation amplifiers per Model 700/700U than one might initially expect. The Model 700/700U is capable of providing a total output current of 60mA balanced or unbalanced between the two outputs. A minimum load of 3mA is recommended for each output.



710

## QUAD-ISOLATED DC-TO-DC CONVERTER

### FEATURES

- FOUR ISOLATED  $\pm 10\text{VDC}$  to  $\pm 18\text{VDC}$  OUTPUTS
- DRIVES FOUR 3650/3652 ISOLATION AMPS
- HIGH BREAKDOWN VOLTAGE, 2200VDC TEST
- LOW LEAKAGE CAPACITANCE, 8pF
- LOW LEAKAGE CURRENT,  $1\mu\text{A}$  @ 240V/60Hz
- LOW COST PER ISOLATED CHANNEL

### APPLICATIONS

- INDUSTRIAL PROCESS CONTROL
- TEST EQUIPMENT
- DATA ACQUISITION SYSTEMS

### DESCRIPTION

The Model 710 converts a single 10VDC to 18VDC input into four dual-isolated outputs of the same value as the input voltage. The converter is capable of providing a total of 76mA at rated output voltage accuracy and can provide isolated power to four independently isolated 3650/3652 optically-coupled isolation amplifiers with the entire assembly mounted on one 5" x 7" card.

Extensive use is made of hybrid integrated circuits to reduce size and cost. A self-contained frequency stable 130kHz oscillator drives switching circuitry which is designed to minimize the common problem of spiking due to transformer saturation.

# DESCRIPTION

## OUTPUT CURRENT RATINGS

The Model 710 is capable of providing a total of 76mA of output current divided among its eight outputs. The maximum current available from any one output is shown in Figure 9. A minimum average current of 3mA is recommended for each output in order to maintain output voltage accuracy. Thus, the current may be balanced (such as +9.5mA and -9.5mA) or unbalanced (such as +16mA and -3mA). The best output voltage accuracy will be obtained under balanced conditions.

Channels may be connected in series or parallel for higher voltage or current. For parallel operation connection of channel 1 to 2 or channel 3 to 4 will result in lowest ripple.

In some cases the 710 may drive larger loads than would be apparent from a cursory examination of the specifications. For example, see Figures 1 and 2. The most total current drawn from the pair of +V<sub>o</sub> and -V<sub>o</sub> output is I<sub>max</sub> + I<sub>Q</sub> (not 2 x I<sub>max</sub>). For the 3650 this is a maximum of 12mA + 1.2mA = 13.2mA (instead of 24mA).




FIGURE 1. Typical Connection




FIGURE 2. Waveforms

## ISOLATION VOLTAGE RATINGS

It is important that the user understand the significance of the continuous derated isolation voltage specification and its relationship to the actual test voltage applied to the unit. Since a "continuous" test is impractical in a product manufacturing situation (implies infinite test duration) it is generally accepted practice to perform a production test at a higher voltage (i.e., higher than the continuous rating) for some shorter length of time.

The important consideration is then "what is the relationship between actual test conditions and the continuous derated minimum specification?" There are several rules of thumb used throughout the industry to establish this relationship. Burr-Brown has chosen a very conservative one:  $V_{test} = (2 \times V_{continuous\ rating}) + 1000V$ . This relationship is appropriate for conditions where the system transient voltages are not well defined. \* Where the real voltages are well defined or where the isolation voltage is not continuous the user may choose to use a less conservative derating to establish a specification from the test voltage.

\* Reference National Electrical Manufacturers Association (NEMA) Standards Parts ICS I-109 and ICS I-111.

## SHORT CIRCUIT PROTECTION

The circuit in Figure 3 may be added to the input of the 710 in order to protect it from damage in situations where too much current is demanded from the outputs — such as a short circuit from an output to its common. The circuit limits the input current to approximately 100mA for an input voltage of 15VDC (for  $\beta$  of 2N2219 of 50).





FIGURE 3. Short Circuit Protection

# SPECIFICATIONS

Typical at 25°C with 15V supply unless otherwise noted.

ELECTRICAL	
MODEL	710
<b>INPUT</b>	
Voltage Range <sup>(1)(2)</sup>	10V to 18V
Current at Total Output Current of 24mA	40mA
Current at Total Output Current of 76mA	100mA, max.
Ripple at Total Output Current of 24mA	15mA, peak
Ripple at Total Output Current of 76mA	40mA, peak
<b>ISOLATION<sup>(3)</sup></b>	
Voltage, Test, 5 sec. <sup>(4)</sup>	2200V, rms at 60Hz
Voltage, Continuous, derated, minimum <sup>(4)</sup>	600V, rms AC, 1000VDC
Impedance	10GΩ    8pF
Leakage Current at 240V/60 Hz	1μA, max
<b>OUTPUT</b>	
Voltage Accuracy <sup>(5)</sup>	See Figure 8
Current for Rated Accuracy: Total of all currents	76mA, max
: Any one output	60mA, max
Total Safe Nondestructive Current at 25°C	1200mA, max
Sensitivity to Input Voltage	1.08V/V
Load Regulation <sup>(6)</sup>	75mV/mA
Ripple Voltage at ±3mA Load	±25mV, peak
Ripple Voltage at ±9.5mA Load	±80mV, peak max
Balance of +V and -V at +I = -I	±20mV
ΔV <sub>out</sub> vs Temperature -25°C to +85°C	3.0%
<b>TEMPERATURE RANGE</b>	
Operating	-25°C to +85°C
Storage	-55°C to +110°C



- NOTES:
1. Derate to 16V max between +V<sub>IN</sub> and -V<sub>IN</sub> above 70°C.
  2. Operation down to 5V is possible with reduced output current and accuracy.
  3. Isolation specifications are applicable to input to output isolation as well as channel to channel isolation.
  4. See discussion on previous page; 2200V, rms ≈ 3000V peak.
  5. A minimum output current of ±3mA per channel is recommended to maintain output voltage accuracy.
  6. Load regulation for one channel with other channels at ±9.5mA load.




FIGURE 4. Functional Diagram




FIGURE 5. Typical Connection with Four 3650 Isolation Amplifiers.

# TYPICAL PERFORMANCE CURVES




FIGURE 6. LOAD REGULATION - Balanced Load




FIGURE 7. LOAD REGULATION - Unbalanced Load




FIGURE 8. OUTPUT VOLTAGE ACCURACY VS INPUT VOLTAGE




FIGURE 9. OUTPUT CURRENT RATINGS TO MAINTAIN OUTPUT VOLTAGE TOLERANCE




FIGURE 10. Test Condition 1: Balanced Load




FIGURE 11. Test Condition 2: Unbalanced Load


## DUAL ISOLATED DC/DC CONVERTER

### FEATURES

- DUAL ISOLATED  $\pm 5V$  TO  $\pm 16V$  OUTPUTS
- HIGH BREAKDOWN VOLTAGE, 8000V TEST
- LOW LEAKAGE CURRENT,  $< 1\mu A$  AT 240V/60Hz
- LOW COST PER ISOLATED CHANNEL
- SMALL SIZE, 27.9mm x 27.9mm x 7.6mm  
(1.1" x 1.1" x 0.3")

### APPLICATIONS

- MEDICAL EQUIPMENT
- INDUSTRIAL PROCESS CONTROL
- TEST EQUIPMENT
- DATA ACQUISITION SYSTEMS
- NUCLEAR INSTRUMENTATION



### DESCRIPTION

The 722 converts a single 5VDC to 16VDC input into a pair of bipolar output voltages of the same value as the input voltage. The converter is capable of providing a total output current of 64mA at rated voltage accuracy and up to 250mA without damage.

The two output channels are isolated from the input and from each other. They may be connected independently, in series for higher output voltage or in parallel for higher output current, as a single channel isolated DC/DC converter.

Integrated circuit construction of the 722 reduces size and cost. High isolation breakdown voltages and low leakage currents are assured by special design and construction which includes use of a high dielectric strength, low leakage coating used on the internal assembly.

A self-contained 900kHz oscillator drives switching circuitry which is designed to eliminate the common problem of input current spiking due to transformer saturation or crossover switching.

# DISCUSSION

## OUTPUT CURRENT RATINGS

At rated output voltage accuracy, the 722 is capable of providing 64mA divided among its four outputs<sup>(1)</sup>. A minimum average output current of 3mA is recommended at each output to maintain voltage accuracy.

Output channels<sup>(2)</sup> may be connected in series or parallel for higher output voltage or current.

## ISOLATION CONFIGURATIONS

The fact that the two outputs of the 722 are isolated from the input and from each other allows both two-port and three-port isolation connections.

Figure 1 shows Burr-Brown's 3650 Optically Coupled Isolation Amplifier connected in three-port configuration. One of the 722 channels provides power to the 3650's input. The other channel supplies power to the 3650's output. The amplifier's input and output are isolated from each other and the system's power supply common. In this configuration the 722's channel-to-channel isolation specification applies to the amplifier input-to-output voltage.

Figure 3 illustrates how the 722 may provide isolated input power to the input stage of two 3650's connected in the two-port configuration. Power for the output stage is provided by the system +15V and -15V supplies. Input stages are isolated from each other and from the system supply. In this situation the 722's input-to-output isolation specification applies to the amplifiers' input-to-output voltages while the channel-to-channel 722 specification applies to the voltage existing between "I/P Com # 1" and "I/P Com # 2."

(1) "output" denotes a single output terminal (+V or -V) and its associated common  
 (2) "channel" denotes a pair of outputs (+V and -V) and their associated common





FIGURE 1. Three-Port Isolation

## MECHANICAL



## SHORT CIRCUIT PROTECTION

The circuit in Figure 2 may be added to the input of the 722 to protect it from damage in situations where too much current is demanded from the outputs - such as a short circuit from an output to its common. The circuit limits input current to approximately 150mA for an input voltage of 15VDC (for  $\beta$  of 2N2219 of 50).




FIGURE 2. Short Circuit Protection




FIGURE 3. Two-Port Isolation with two 3650's.



## ELECTRICAL SPECIFICATIONS

Specifications at  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 15\text{VDC}$ ,  $C = 0.47\mu\text{F}$ ,  $R_1$  Selected per Typical Performance Curve.

PARAMETER	CONDITIONS	722			722BG			722MG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT</b>											
Rated Input Voltage		5		16	*	&	*	*	*	*	VDC
Input Voltage Range(1)					*	*	*	*	*	*	VDC
Input Current	Total output current = 12mA		50		*	*	*	*	*	*	mA
	Total output current = 64mA		105	120	*	*	*	*	*	*	mA
	Total output current = 64mA at $T_A = +85^\circ\text{C}$		120		*	*	*	*	*	*	mA
Input Ripple(2)	Total output current = 160mA		225	275	*	*	*	*	*	*	mA
	Total output current = 12mA		3		*	*	*	*	*	*	mA, pk
	Total output current = 64mA		6		*	*	*	*	*	*	mA, pk
	Total output current = 160mA		12		*	*	*	*	*	*	mA, pk
<b>ISOLATION</b>											
Test Voltages(3)	Input-to-output, 5 seconds, min			8000		*	*	*	*	*	V, pk
	Input-to-output, 1 minute, min			--		--	--	--	2500	*	V, rms
	Channel-to-channel, 5 seconds, min			5000		*	*	*	*	*	V, pk
Rated Voltage(3)	Input-to-output, continuous			3500		*	*	*	*	*	V
	Channel-to-channel, continuous			2000		*	*	*	*	*	V
Isolation Impedance	Input-to-output		10  6			*	*	*	*	*	$G\Omega  \mu\text{F}$
Leakage Current(4)	Input-to-output, 240V, 60Hz			1		*	*	*	*	*	$\mu\text{A}$
<b>OUTPUT</b>											
Rated Output Voltage(5)	$I_{Load} = 3\text{mA}$ per output	15.4		16.0	*	*	*	*	*	*	VDC
	$I_{Load} = 18\text{mA}$ per output	14.3		15.3	*	*	*	*	*	*	VDC
	$I_{Load} = 40\text{mA}$ per output	--	--	--	13.7	14.2	15.0	--	--	--	VDC
Output Current	Total of all outputs			200	*	*	*	*	*	*	mA
	Any one output(6)			100	*	*	*	*	*	*	mA
Load Regulation			3		*	*	*	*	*	*	mA
Ripple Voltage	$I_{Load} = 3\text{mA}$ per output		Note 5	15	*	*	*	*	*	*	mV, pk
	$I_{Load} = 18\text{mA}$ per output			35	*	*	*	*	*	*	mV, pk
	$I_{Load} = 40\text{mA}$ per output			50	*	*	*	*	*	*	mV, pk
	Balanced loads			$\pm 100$	*	*	*	*	*	*	mVDC
Tracking Error Between Dual Outputs					*	*	*	*	*	*	mVDC
Sensitivity to Input Voltage Changes				1.13	*	*	*	*	*	*	V/V
Output Voltage Temperature Coefficient	$T_A = T_{\text{Specification Range}}$			$\pm 0.02$	*	*	*	*	*	*	$\%^\circ\text{C}$
<b>TEMPERATURE</b>											
Specification	$I_{Load} \leq 18\text{mA}$ per output	-25		+85	*	*	*	*	*	*	$^\circ\text{C}$
	$I_{Load} \leq 40\text{mA}$ per output	-25		+60	*	*	*	*	*	*	$^\circ\text{C}$
Storage		-55		+125	*	*	*	*	*	*	$^\circ\text{C}$
Junction Temperature				+125	*	*	*	*	*	*	$^\circ\text{C}$

\*Specifications same as 722.

### NOTES

- For ambient temperature above  $70^\circ\text{C}$  the input voltage is 12.5V max. The input voltage remains 16V max if case temperature is kept below  $85^\circ\text{C}$ .
- External capacitor across "P+" to "V-" pins and 12" of #24 wire to Vw.
- See "Isolation Voltage Ratings" on page 2 of data sheet.

4 Reference UL544, paragraph 27.5. Leakage Current

5 See "Typical Performance Curves".

6 A minimum output current of 3mA at each output is recommended to maintain output voltage accuracy.

## INSTALLATION AND OPERATING INSTRUCTIONS

Typical application connections for the 722 are shown in Figures 1 and 3. Primary power ( $V_{IN}$ ) is applied at the "P+" and "V-" terminals. The common or ground for  $V_{IN}$  may be connected to either "P+" or "V-"; the only requirement is that "P+" and "V+" must be positive with respect to "V-."

Power for the internal oscillator and switch drivers is derived from the primary power by a voltage dropping resistor  $R_1$ . The value of  $R_1$  as a function of  $V_{IN}$  is shown in the TYPICAL PERFORMANCE CURVES section. Alternately, voltage for the "V+" terminal may be obtained from a separate source. "V+" should be +5V to +7.5V positive with respect to "V-". If a separate source is used, the V+ input must be applied before the "P+" input to avoid possible damage to the unit. P+ and V+ must

remain positive with respect to V- at all times (including transients). If necessary, diode clamps should be put across these inputs.

The "E" pin enables the converter when connected to "V+" and disables it when connected to "V-."

An external capacitor, "C", (0.47 $\mu\text{F}$  ceramic) is used to reduce input ripple. It should be connected as close to the "P+" and "V-" pins as practical. Input leads to these terminals should also be kept as short as possible. Since the 722 is not internally shielded, external shielding may be appropriate in applications where RFI at the 900kHz nominal oscillator frequency is a problem.

Each output is filtered with an internal 0.22 $\mu\text{F}$  capacitor. Output ripple voltage can be reduced below the specified value by adding external capacitors up to 10 $\mu\text{F}$  between each output and its common.


# TYPICAL PERFORMANCE CURVES

Specifications at  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 15\text{VDC}$ ,  $C = 0.47\mu\text{F}$ ,  $R_1$  selected per typical performance curve.


SELECTION OF  $R_1$  OR EXTERNAL VOLTAGE  $V_+$  FOR MINIMUM INTERNAL POWER DISSIPATION

Input Voltage (V)	Maximum Output Current From Any Single Output		
	<16mA	16mA to 30mA	30mA
>13	1.3k $\Omega$	820 $\Omega$	510 $\Omega$
11	820 $\Omega$	510 $\Omega$	200 $\Omega$
9	510 $\Omega$	200 $\Omega$	0 $\Omega$
8	200 $\Omega$	0 $\Omega$	-
<8	0 $\Omega$	-	-
$V_+$ EXT	6.5V	7.5V	9.0V


MAXIMUM SAFE OPERATING TEMPERATURE VS TOTAL OUTPUT CURRENT




OUTPUT VOLTAGE VS INPUT VOLTAGE




SINGLE-CHANNEL LOAD REGULATION




SINGLE OUTPUT LOAD REGULATION




CHANNEL-TO-CHANNEL INTERACTION




PARALLEL OUTPUT BALANCED LOAD REGULATION



PARALLEL OUTPUT UNBALANCED LOAD REGULATION



OUTPUT-TO-OUTPUT INTERACTION



- NOTES: (1) Using a 104mm  $\times$  1.6mm aluminum strip mounted to the bottom of the case with heat sink compound.  
 (2) Total output current is the sum of the currents for each individual output.


## QUAD ISOLATED DC/DC CONVERTER

### FEATURES

- QUAD ISOLATED  $\pm 8V$  OUTPUTS
- HIGH BREAKDOWN VOLTAGE, 3000V TEST
- LOW LEAKAGE CURRENT,  $< 1\mu A$  AT 240V/60Hz
- LOW COST PER ISOLATED CHANNEL
- SMALL SIZE, 27.9mm x 27.9mm x 6.6mm (1.1" x 1.1" x 0.26")

### APPLICATIONS

- MEDICAL EQUIPMENT
- INDUSTRIAL PROCESS CONTROL
- TEST EQUIPMENT
- DATA ACQUISITION SYSTEMS
- NUCLEAR INSTRUMENTATION



### DESCRIPTION

The 724 converts a single 5VDC input into four pairs of bipolar output voltages of approximately half the input voltage. The converter is capable of providing a total output current of 128mA at rated voltage accuracy and up to 500mA without damage.

The four output channels are isolated from the input and from each other. They may be connected independently, in series for higher output voltage, or in parallel for higher output current as a single channel isolated DC/DC converter.

Integrated circuit construction of the 724 reduces size and cost. High isolation breakdown voltages and low leakage currents are assured by special design and construction which includes use of a high dielectric strength, low leakage coating used on the internal assembly.

A self-contained 800kHz oscillator drives switching circuitry which is designed to eliminate the common problem of input current spiking due to transformer saturation or crossover switching.

# ELECTRICAL SPECIFICATIONS

At 25°C with  $V_{IN} = 15V$ ,  $R_I = 1.3k\Omega$ ,  $C = 0.47\mu F$  unless noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>INPUT</b>					
Input Voltage		5	15	16	VDC
Input Current	$\Sigma I_{OUT} = 24mA$		50		mA
	$\Sigma I_{OUT} = 128mA, 25^\circ C$		110	125	mA
	$\Sigma I_{OUT} = 128mA, 85^\circ C$		120		mA
Input Ripple <sup>(1)(5)</sup>	$\Sigma I_{OUT} = 24mA, C = 0.47\mu F$		10		mA, pk
	$\Sigma I_{OUT} = 128mA, C = 0.47\mu F$			25	mA, pk
<b>ISOLATION</b>					
Test Voltage <sup>(2)</sup>	Input-to-output, 5sec min			3000	VDC
	Channel-to-channel, 5sec min			3000	VDC
Rated Voltage <sup>(2)</sup>	Input-to-output, continuous			1000	VDC
	Channel-to-channel, continuous			1000	VDC
Isolation Impedance	Input-to-output		10    6		GΩ    pF
Leakage Current	Input-to-output, 240V/60Hz			1.0	μA
<b>OUTPUT</b>					
Voltage <sup>(3)</sup>	At 15V input $I_L = 3mA$	8.0	8.5	9.0	V
	$I_L = 16mA$	7.5	7.9	8.3	V
Current for Rated Voltage	Total of all outputs			128	mA
	Any one output <sup>(4)</sup>	3			mA
Total Safe Nondestructive Current	Total of all outputs			500	mA
	Any one output			200	mA
Load Regulation <sup>(3)</sup>			Note 4		
Ripple Voltage <sup>(5)</sup>	$I_L = 3mA$		35		mV, pk
	$I_L = 16mA$			200	mV, pk
Difference of +V <sub>0</sub> and -V <sub>0</sub>	$+I_L = -I_L$		±30		mV
Sensitivity to Input Voltage Change			0.63		V/V
Output Voltage Change Over Temperature	-25°C to +85°C		2		%
<b>TEMPERATURE RANGE</b>					
Operating		-25		+85	°C
Storage		-55		+125	°C

## NOTES:

- 0.47μF external capacitor across "P+" to "V-" pins and 12" of # 24 wire to V<sub>IN</sub>.
- See "Isolation Voltage Ratings" on preceding page. The input to output and channel to channel continuous AC rating is 700V, rms.
- See "Typical Performance Curves."
- A minimum output current of 3mA at each output is recommended to maintain output voltage accuracy.
- Test bandwidth 10MHz, max.

## MECHANICAL

Pin numbers shown for reference only. Numbers may not be marked on package.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.080	1.120	27.43	28.45
B	1.080	1.120	27.43	28.45
C	.235	.285	5.97	7.24
D	.018	.021	0.46	0.53
F	.036	.050	0.89	1.27
G	100 BASIC		2.54 BASIC	
H	100 BASIC		2.54 BASIC	
K	.150	.350	3.81	8.89
L	900 BASIC		22.86 BASIC	
N	.002	.010	0.05	0.25
R	100 BASIC		2.54 BASIC	

NOTE:  
Leads in true position within .010" (.25mm)  
R at MMC at seating plane.

PIN POSITION	PIN DESIGNATION
1	+V <sub>04</sub>
2	C <sub>1</sub>
3	-V <sub>04</sub>
4	No pin present
5	+V <sub>03</sub>
6	C <sub>2</sub>
7	-V <sub>03</sub>
8	No pin present
9	+V <sub>02</sub>
10	C <sub>2</sub>
11	-V <sub>02</sub>
12	No pin present
13	+V <sub>01</sub>
14	C <sub>1</sub>
15	-V <sub>01</sub>
16	No pin present
17	P+
18	V-
19	V+
20	E

# DISCUSSION

## OUTPUT CURRENT RATINGS

At rated output voltage accuracy, the 724 is capable of providing 128mA divided among its eight outputs<sup>(1)</sup>. A minimum average output current of 3mA is recommended at each output to maintain voltage accuracy.

Output channels<sup>(2)</sup> may be connected in series or parallel for higher output voltage or current.

## ISOLATION CONFIGURATIONS

The fact that the four outputs of the 724 are isolated from the input and from each other allows both two-port and three-port isolation connections.

Figure 1 shows two of Burr-Brown's 3650 Optically Coupled Isolation Amplifiers connected in three-port configuration. Two of the 724 channels provide power to the 3650's inputs. The other channels supply power to both 3650's outputs. Each amplifier's input and output are isolated from each other and the system's power supply common. Isolation specification applies to the amplifier input-to-output voltage isolation specification.

Figure 2 illustrates how the 724 may provide isolated input power to the input stage of four 3650's connected in the two-port configuration. Power for the four output stages is provided by the system +15VDC and -15VDC supplies. Input stages are isolated from each other and from the system supply. In this situation the 724's isolation specification applies to the amplifier's input-to-output voltage and to the voltage existing between any two I/P COM terminals.




FIGURE 1. Three-Port Isolation.

## ISOLATION VOLTAGE RATINGS

Since a "continuous" test is impractical in a product manufacturing situation (implies infinite test duration) it is generally accepted practice to perform a production test at a higher voltage (i.e., higher than the continuous rating) for some shorter length of time.

The important consideration is then "what is the

relationship between actual test conditions and the continuous derated maximum specification?" There are several rules of thumb used throughout the industry to establish this relationship. Burr-Brown has chosen a very conservative one:  $V_{test} = (2 \times V_{continuous\ rating}) + 1000V$ . This relationship is appropriate for conditions where the system transient voltages are not well defined.<sup>(3)</sup> Where the real voltages are well defined or where the isolation voltage is not continuous the user may choose to use a less conservative derating to establish a specification from the test voltage.




FIGURE 2. Two-Port Isolation with Four 3650's.

## SHORT CIRCUIT PROTECTION

The circuit in Figure 3 may be added to the input of the 724 to protect it from damage in situations where too much current is demanded from the outputs - such as a short circuit from an output to its common. The circuit limits input current to approximately 150mA for an input voltage of 15VDC (for  $\beta$  of 2N2219 of 50).




FIGURE 3. Short Circuit Protection.

(1) "output" denotes a single output terminal (+V or -V) and its associated common  
 (2) "channel" denotes a pair of outputs (+V and -V) and their associated common  
 (3) Reference National Electrical Manufacturers Association (NEMA) Standards Parts ICS 1-109 and ICS 1-111.

# INSTALLATION AND OPERATING INSTRUCTIONS

Typical application connections for the 724 are shown in Figures 1 and 2. Primary power ( $V_{IN}$ ) is applied at the "P+" and "V-" terminals. The common or ground for  $V_{IN}$  may be connected to either "P+" or "V-"; the only requirement is that "P+" and "V+" must be positive with respect to "V-."

Power for the internal oscillator and switch drivers is derived from the primary power by a voltage dropping resistor  $R_1$ . The value of  $R_1$  as a function of  $V_{IN}$  is shown in the "Typical Performance Curves" section. Alternately, voltage for the "V+" terminal may be obtained from a separate source. "V+" should be +5VDC to +7.5VDC positive with respect to "V-." If a separate source is used, the V+ input must be applied before the

"P+" input to avoid possible damage to the unit. P+ and V+ must remain positive with respect to V- at all times (including transients). If necessary, diode clamps should be put across these inputs.







The "E" pin enables the converter when connected to "V+" and disables it when connected to "V-."

An external capacitor, "C", (0.47 $\mu$ F ceramic) is used to reduce input ripple. It should be connected as close to the "P+" and "V-" pins as practical. Input leads to these terminals should also be kept as short as possible. Since the 724 is not internally shielded, external shielding may be appropriate in applications where RFI at the 800kHz nominal oscillator frequency is a problem.

Each output is filtered with an internal 0.047 $\mu$ F capacitor. Output ripple voltage can be reduced below the specified value by adding external capacitors up to 10 $\mu$ F between each output and its common.

## TYPICAL PERFORMANCE CURVES

All specifications typical at 25°C unless otherwise noted.




## **ACCESSORIES**


This section contains illustrations and information on the mating connectors and heat sinks available for use with various Burr-Brown products. The type of connector and/or heat sink required by the product is specified within the product data sheet. Prices are available from your nearest Burr-Brown representative.

# MATING CONNECTORS

## 2201MC




## 2350MC






# MATING CONNECTORS


## 1500MC




## 2250MC



## 2302MC



## 2800MC




## 2401MC


Identical to 2302MC  
except each connector  
strip length is 45.72mm (1.80")

A set of four 18-pin connector  
strips for PC board mounting.

## 4400MC




## 4800MC




# MATING CONNECTORS

## 145MC




## 245MC




Material: Body & Plate: Diallyl Phthalate

## 548MC




Material: Anodized Aluminum


## 803MC



## 806MC




## 1200MC



## 1400MC\*

3.30mm (0.13") dia hole  
5.84mm (0.23") dia x 82°  
C'sink  
2 Holes




Material: Aluminum  
Finish: Hard Black  
Anodize


\* Identical to 1200MC  
except for mounting  
holes.

# HEAT SINKS



## 0803HS 12°C/WATT (See notes)



## 0804HS 4.2°C/WATT (See notes)




## 0805HS 3°C/WATT



### \*NOTES

1. Thermal resistance specified are for natural connection. Heatsinks 0803HS and 0804HS are mounted on 6" x 6" x 1/16" G-10 PC board.
2. A thin-film of heatsink compound (Dow Corning 340 or equivalent) between the heatsink and the TO-3 device is recommended.

### Detail 1





# SYSTEM AND SUBSYSTEM PRODUCTS

## MICROTERMINALS

Burr-Brown Microterminals are found wherever a cost-effective solution is needed for real-time data collection - inventory control, shop floor control, equipment reporting, time and attendance, or transaction recording. These display terminals insure the accurate

collection of data from a variety of input sources including bar codes, magnetic stripe and keyboard input. Their small size and rugged construction make them an excellent choice for any harsh application typically requiring a CRT, printer or other fragile peripheral.

MICROTERMINALS																		
Model Number	Display Type <sup>(1)</sup> # of Characters	Display Buffer	Keyboard Type	# of keys	Function Keys	Communications	Baud Rates	Protocol	Multidrop Capacity	TX Message Length	Nonvolatile Memory	Configuration	Digital I/O	Printer Port	Bar Code Input	Power	Maximum Current	
TM25	LED 8 Num	8	Flat w/key domes	21 or 27	7	RS232 & Current Loop	300	Block	8	8	No	None	No	No	No	15VDC	250 mA	
TM27	LED 8 Num	8	Flat w/key domes	21	6 prog.	RS232 or RS422	300 to 4800	Block	63	8	No	Jumper	3/5	No	No	8-12 VDC	300 mA	
TM70	LED 12 U AN	36	Flat w/key domes	42	8 prog.	RS232 & Current Loop	300 & 1200	Character (echo)	15	36	No	Jumper	0/2	No	No	5VDC	600 mA	
TM76	LED 12 U AN	36	Flat w/key domes	29	8 prog.	RS232 & Current Loop	300 & 1200	Character (echo)	15	36	No	Jumper	0/2	No	No	5VDC	600 mA	
TM76 K	LED 12 U AN	36	Full travel	29	8 prog.	RS232 & Current Loop	300 & 1200	Character (echo)	15	36	No	Jumper	0/2	No	No	5VDC	600 mA	
TM71	LED 16 U AN	80	Flat w/key domes	42	14 prog.	R232 & Cur. Loop or RS422	110 to 19,200	Block	15	80	User EPROM	Jumper or EPROM	0/2	No	No	5VDC	650 mA	
TM77	LED 16 U AN	80	Flat w/key domes	30	14 prog.	RS232 & Cur. Loop or RS422	110 to 19,200	Block	15	80	User EPROM	Jumper or EPROM	0/2	No	No	5VDC	650 mA	
TM77 K	LED 16 U AN	80	Full travel	30	14 prog.	RS232 & Cur. Loop or RS422	110 to 19,200	Block	15	80	User EPROM	Jumper or EPROM	0/2	No	No	5VDC	650 mA	
TM71 -IO	LED 16 U AN	80	Flat w/key domes	42	14 prog.	RS232 & Cur. Loop or RS422	110 to 19,200	Block	15	80	User EPROM	Jumper or EPROM	8/10	No	No	5VDC	850 mA	
TM77 -IO	LED 16 U AN	80	Flat w/key domes	30	14 prog.	RS232 & Cur. Loop or RS422	110 to 19,200	Block	15	80	User EPROM	Jumper or EPROM	8/10	No	No	5VDC	850 mA	
TM77 K-IO	LED 16 U AN	80	Full travel	30	14 prog.	RS232 & Cur. Loop or RS422	110 to 19,200	Block	15	80	User EPROM	Jumper or EPROM	8/10	No	No	5VDC	850 mA	
TM71 Q	LED 16 U AN	80	Flat w/key domes	42	14 prog.	RS232	110 to 9600	Block	15	80	No	Jumper	0/2	No	No	5VDC	2A	
TM71 B	LED 16 U AN	80	Flat with key domes	42	16 prog.	RS232 or Current Loop or RS422	110 to 19,200	Block	63	80	No	Jumper	8/10	No	Yes	5VDC, 18-28 VAC/DC	1.5A	
TM77 B	LED 16 U AN	80	Flat with key domes	30	16 prog.	RS232 or Current Loop or RS422	110 to 19,200	Block	63	80	No	Jumper	8/10	No	Yes	5VDC, 18-28 VAC/DC	1.5A	
TM71 MS	LED 16 U AN	80	Flat w/key domes	42	16 prog.	RS232 or Cur. Loop or RS422	110 to 19,200	Block	63	80	No	Jumper	8/10	No	No	5VDC, 18-28 VAC/DC	1.5A	
TM77 MS	LED 16 U AN	80	Flat w/key domes	30	16 prog.	RS232 or Cur. Loop or RS422	110 to 19,200	Block	63	80	No	Jumper	8/10	No	No	5VDC, 18-28 VAC/DC	1.5A	
TM 200	VF 40 UL AN	80	Full travel	27	16 prog.	RS232 & Cur. Loop & RS422	110 to 19,200	Block	63	80	User EPROM	Jumper or EPROM	0/10	Yes	Yes (scan. opt.)	5VDC	1.5A	
TM 8400 <sup>(2)</sup>	Backlit LCD 2x40 UL AN	1920	Elastomer	51	16 prog.	RS232 or Cur. Loop or RS422 (isol/non)	300 to 19,200	Char., Block, Monitor	32	80	Battery RAM	Interactive	Opt. with mod.	Opt. with mod.	Opt. with mod.	5VDC, 7.5-9 VDC	500 mA	

NOTE: (1) Num = Numeric, AN = alpha-numeric, U = upper-case characters, UL = upper and lower case characters. (2) TM8400 also features user-definable keyboard layout and auxiliary serial port (with optional module).

# MICROCOMPUTER I/O SYSTEMS

This full line of  $\mu$ C compatible I/O boards is available off-the-shelf. Design features let you put your microcomputer-based system together fast, using these analog and digital I/O's that offer: simple software requirements; memory-mapped designs; up to 64 input

channels per board; analog inputs and outputs on the same board; 8- or 12-bit resolutions; software programmable gains; relay outputs; isolated digital I/O. Plug compatible with Intel, DEC, National, Motorola, Rockwell, Synertek, and others.

MULTIBUS™ ANALOG I/O								
Model	Analog Input	Analog Output	Inputs		Analog Resolution (Bits)	Number Channels		Features
			High Level	Low Level		Input	Output	
MP8305		•	•		12		4	Individual D/A converters Low cost per channel 0 to 25mA inputs Resistor programmable gain Resistor programmable gain Software programmable gain Software programmable gain Analog input expander RTD excitation 900V transformer isolated Low cost
MP8316-V		•	•		12		16	
MP8316-I		•			12		16	
MP8418	•		•	•	12	15 DIF/31 SE		
MP8418-AO	•	•	•	•	12	15 DIF/31 SE	2	
MP8418-PGA	•		•	•	12	15 DIF/31 SE		
MP8418-PGA-AO	•	•	•	•	12	15 DIF/31 SE	2	
MP8418-EXP	(1)		(1)	(1)	(1)	48 DIF/96 SE		
MP8430	•		•	•	12	16 DIF		
MP8450	•		•	•	12	16 DIF		
MP8616	•		•	•	8	16 SE		

NOTES: (1) Must be used with MP8418, MP8418-AO, MP8418-PGA or MP8418-PGA-AO which govern MP8418-EXP performance.

MULTIBUS™ DISCRETE I/O					
Model	Digital Input	Digital Output	Number Channels	Isolated	Features
MP801		•	16	•	Relay output
MP802		•	32	•	Relay output
MP810	•		24	•	Contact closure input
MP810-NS	•		24	•	Voltage input
MP810-LV	•		24	•	Low voltage inputs
MP810-AC	•		24	•	AC sense inputs
MP810-DB	•		24	•	Debounce circuit
MP821-05	•		5	•	Time measurement
MP821-15	•		15	•	Time measurement
MP830-72	•	•	72		Output read back
MP830-72R	•	•	72		Input terminators
MP840	•		24	•	Sequence of events detection

MULTIBUS™ BOARD		
Model	Function	Description
MP85188	CPU	Single-board computer with 80188-3, 16 JEDEC memory sockets, 8k RAM supplied, dual RS-232C ports, 24 parallel TTL I/O, 3 counters, watchdog timer, user-definable features.

Multibus™ Intel Corp.

MOTOROLA MICROMODULES ANALOG I/O								
Model	Analog Input	Analog Output	Inputs		Analog Resolution (Bits)	Number Channels		Features
			High Level	Low Level		Input	Output	
MP7105		•			12		4	General purpose General purpose General purpose Low cost Low cost Low cost Isolated-fused outputs Fused inputs
MP7209	•		•	•	12	8 DIF		
MP7217	•		•	•	12	16 SE		
MP7218	•		•	•	12	16 SE		
MP7432	•		•	•	8	32 DIF/64 SE		
MP7432-AO	•	•	•	•	8	32 DIF/64 SE	2	
MP7504		•			8		4	
MP7608-I	•		•		12	8 DIF		

MOTOROLA MICROMODULES DIGITAL I/O					
Model	Digital Input	Digital Output	Number Channels	Isolated	Features
MP702		•	32	•	Reed relays
MP710	•		24	•	Dry contact closures
MP710-NS	•		24	•	Wet contact closures

DEC Q-BUS ANALOG I/O								
Model	Analog Input	Analog Output	Inputs		Analog Resolution (Bits)	Number Channels		Features
			High Level	Low Level		Input	Output	
MP1104	•	•			12		4	Individual D/A converters Resistor programmable gain Software programmable gain
MP1216	•		•	•	12	32 SE/16DIF		
MP1216-PGA	•		•	•	12	32 SE/16DIF		

VMEbus ANALOG I/O						
Model	Analog Resolution (Bits)	Input Channels			Output Channels	
		Number	Range	Gain	Number	Range
MPV901	12	32SE/16DIF	(1)	1-1000 (R)		
MPV901A	12	32SE/16DIF	(1)	1-1000 (R)	2	(1)
MPV901P	12	32SE/16DIF	(1)	1-1000 (S)	2	(1)
MPV904	12				16	(1)
MPV905	12				8	(3)
MPV950S	12	16SE	(2)			
MPV950D	12	8SE, 8SE/8DIF	(2)	1-10 (R)		
MPV952	12	8SE	(2)			

NOTES: (1) 0 to +5V, 0 to +10V, ±2.5V, ±5V, ±10V. (2) 0 to ±10V, ±5V, ±10V. (3) 0 to 20mA, 4 to 20mA, 5 to 25mA. (R) Resistor selectable. (S) Software programmable.

VMEbus DISCRETE I/O					
Model	Digital Input	Digital Output	Number Channels	Isolated	Comments
MPV902		•	32	•	Relay output
MPV910	•		32	•	Contact closure input
MPV910-NS	•		32	•	Voltage input
MPV910-LV	•		32	•	Low voltage input
MPV930-48	•	•	48		TTL, output readback

VMEbus DIGITAL SIGNAL PROCESSING BOARDS		
Model	Function	Description
SPV100	General purpose DSP	DSP board based on TMS320 processor board incorporates two 4k × 16-bit swinging buffer data memories and two program memories (4k × 16-bit PROM and a 4k × 16-bit RAM).
MPV960	DSP with analog input	Four optically isolated high level input channels with simultaneous sampling, 12-bit resolution, fast (12μs) throughput, and flexible triggering modes. On-board high speed TMS320 DSP processor. Two 4K × 16K bit swinging buffer data memories. Includes monitor and signal processing firmware.
ACX960	Software development	Daughter board plugs into the MPV960, providing custom software development environment for TMS320.


VMEbus ACCESSORY BOARD		
MPV990	Anti-aliasing (low-pass) filter	Four independent filter channels with selectable input amplification (0.1-10,000) and cutoff frequencies (2-20kHz). User-configurable output amplification.

DSP SPV100 FIRMWARE		
FIL100	Filtering	Digital filtering (FIR) package.
COR100	Correlation	Cross- and auto-correlation package.
FFT100-1	FFT	64-point fast Fourier transform.
FFT100-3	FFT	256-point fast Fourier transform.
FFT100-4	FFT	512-point fast Fourier transform.
FFT100-5	FFT	1024-point fast Fourier transform.

VMEbus REAL-TIME SOFTWARE DRIVERS <sup>(1)</sup>		
PSOA	pSOS-68k™	Drivers for MPV901, MPV904, MPV905, MPV950 and MPV952. Includes source code.
PSOB	pSOS-68k™	Drivers for SPV100 and MPV960. Includes source code.
VERA	VERSAados™	Drivers for MPV901, MPV904, MPV905, MPV950 and MPV952.
VERB	VERSAados™	Drivers for MPV960 and SPV100.
PDOA	pDOS™	Drivers for MPV901, MPV904, MPV905, MPV950 and MPV952.
PDOB	pDOS™	Drivers for MPV960 and SPV100.

NOTES: (1) All driver packages include demonstration programs.

pSOS-68k™ Software Components Group; VERSAados™ Motorola, Inc.; pDOS™ Eyring Research Institute, Inc.



## The Handbook Of Personal Computer Instrumentation

### For Data Acquisition, Test Measurement, And Control

A **tutorial section** describing, in practical terms, the theory and philosophy of using personal computer instrumentation for data acquisition, test, measurement, and control.

An **applications section**, complete with dozens of diagrams, showing specifically how you can use personal computer instrumentation in more ways than you ever thought possible. Written by leading experts who design and use intelligent instrumentation systems, this section is the (sweet) heart of the handbook. Down-to-earth advice about how to apply PCI.

A **software section** that describes and references the wide range of packages that are readily available from vendors, and from software houses often overlooked by some firms.

There's more. Much more, including guides on how to configure a system and technical specifications for specific PCI hardware and software. Contact your local Burr-Brown sales office or sales representative for your copy.

## PCI-20000 SERIES

### Personal Computer Instrumentation . . .

#### For Data Acquisition, Test Measurement, And Control

The new PCI-20000 gives you modular I/O you can never outgrow. Component modularity gives you the most cost-effective, expandable PC instrumentation system available today—and tomorrow. The PCI-20000 is an exciting new generation of instrumentation for IBM and bus-compatible personal computers. It lets you start small. Add plug-in channels and functions only as requirements grow. Never pay for more I/O than you need.

The key is component modularity. Carrier cards plug directly into the PC expansion slots and provide power, communications, mounting mechanisms and optional digital I/O capability. Versatile instrument modules plug into the carrier and perform the data acquisition, test, measurement, and control functions your system requires. You can choose from 15 different modules now, with many more planned for the future. Each carrier accepts up to three modules. Different termination panels simplify wiring and bring signals to and from the system.

Hundreds of possible systems can be configured now, even more later. Combine components now to meet exact requirements for



analog and digital I/O, counter, timer, and pulse functions. Change components later to add capacity and functions for future needs. Your system will always be at its optimum price/performance level. Extensive software is available.

## PCI-3000


### Intelligent Instrumentation for Industry and Laboratory

The PCI-3000 Intelligent Instrumentation Series gives you 1 to 31,744 analog and digital I/O channels, configured to meet your exact industrial computer system requirements.

The PCI-3002/3003 self-contained enclosures communicate with any host via RS-232 or RS-422 interface, with IEEE-488 option. Up to 31 units can be multidropped on RS-422 to make expandable, flexible data acquisition, test, measurement and control networks.

The PCI-3001 series, for large systems up to 31,744 channels, includes an intelligent master enclosure to unburden the host computer. Add expansion enclosures and unique industrial termination panels and enclosures to meet any requirement. Choose from over 25 different analog and digital I/O boards with special functions for signal conditioning, clock inputs, thermocouple inputs, and many more. This series is completely compatible with the PCI-3002/3003 and may be mixed on the same RS-422 communications channel.

The PCI-4901 software support diskettes let users write simple BASIC programs quickly and economically, specifying channel measurement parameters, affecting thermocouple compensation linearization. PCI-20040S-1 software lets users prepare finished



reports, including high-quality graphics, with no direct keyboard entries required.

Burr-Brown offers a complete selection of hardware and software to provide all the I/O and special features your industrial system will ever need.




## DATA COMMUNICATIONS DEVICES

The LDM line of data communications devices solve the problem of connecting RS-232 and RS-422 computer ports and peripheral devices over extended distances in factories and other institutions. They provide surge suppression and electrical isolation in one low cost unit. No external "lightning sponges" are required. Complete electrical isolation is provided by optical couplers and transformer-coupled DC-to-DC converters to clean up noisy data links by breaking ground loops.

LDM422 provides a low cost bidirectional conversion between RS-232 and RS-422 ports. These units may be used to implement local area networks through multi-drop connection of up to 32 units on a four-wire bus. They may be connected bidirectional two-wire simplex. Request to Send and Clear to Send are carried through and may be used as a second data pair if desired. Surge protection and complete electrical isolation are provided for all lines.

LDM80 is a complete fiber optic RS-232 compatible transmitter-receiver with multi-drop capability and up to 2km between drops at




2.5Mbaud, NRZ codes. It is designed for fiber optic local area networks.

The APA120 is a software product, full-functioned RS-232 breakout box, and line adapter that converts a personal computer into a communications protocol analyzer. It provides the function of dedicated instruments costing thousands of dollars.

HIGH SPEED, INDUSTRIAL LIMITED DISTANCE MODEMS								
Series	Surge Protection	Isolation	Distance, max (miles)	Data Rate, max (kbaud)	Connection	Power*		
LDM30	Yes	Receiver	12	57.6	4-wire	DC or AC		
LDM35	Yes	Receiver	7	19.2	4-wire	Signal Power		
LDM70	Yes	Complete	12	57.6	4-wire	DC or AC		
LDM422	Yes	Complete	7	19.2	2, 4, or 8-wire	DC or AC		
FIBER OPTIC TRANSMITTER-RECEIVER								
LDM80	RS-232 or TTL I/O, multi-drop capability, 2km at 2.5Mbaud NRZ, 5Mbaud 50% duty cycle.							
PROTOCOL ANALYZER								
APA120	Software, RS-232 breakout box/adaptor, cables and manual.							
APA130	Software and manual only. (Evaluation disk available.)							

\* European AC power supplies available.



## MCS SERIES

### Truly Cost-Effective Analog and Digital I/O


The MCS Series are low-cost, Multibus™-based data acquisition and control systems with 4 or 9 I/O cards. Screw terminations are provided for all I/O, and optional IEEE surge-withstand protection is available. MCS provides direct sensor interface for RTDs and thermocouples, with cold junction compensation and linearization. Voltage, current, and discrete (TTL to 220VAC) I/Os are provided, as well as isolated pulse inputs. Analog data may be scaled 0 to 100%. Other features include: ASCII asynchronous serial interface; dual ports, multidroppable; RS-232, RS-422 and 20mA current loop; -10°C to +60°C in NEMA or rack mount. Process control and display software is available for personal computers and other computer systems.

Multibus™ Intel Corp.

## SCADAR SERIES 10

### Supervisory Control and Data Acquisition Remote

SCADAR Series 10 is a compact, rugged supervisory control and data acquisition system for local and remote monitoring and control applications. Intelligent and self-contained, Series 10 is a single-board microcomputer system complete with CPU, memory, power supply, and I/O. It is easily interfaced to any host computer through standard communications techniques, and is ideal for remote monitoring and control installations that require low power. The packaging is designed to allow expansion I/O and intelligence for conditioning I/O via plug-in modules. Field I/O connections are made via screwdriver-locked terminations. Two-piece pluggable terminal blocks integral to the base board and I/O modules allow removal of I/O modules and base board electronics without disturbing field connections. SCADAR Series 10 is available in attractive desk-mount or wall-mount general-purpose housings for control-room applications. Series 10 is also available packaged in



NEMA-4 enclosures for use in harsh environments. Process control and display software is available for personal computers and other computer systems.

# U.S. SALES DIRECTORY

For all Burr-Brown products:

## BURR-BROWN OFFICES

**ARIZONA (Home Office)**  
International Airport Industrial  
Park  
P.O. Box 11400  
Tucson 85734-1400  
Tel. 602-746-1111  
TWX 910-952-1111  
Telex 66-8491

**CALIFORNIA (Northern)**  
1975 Hamilton Avenue, Suite 30  
San Jose 95125  
Tel. 408-559-9800  
EZ Link 62536980

**CALIFORNIA (Southern)**  
28310 Roadside Drive, Suite 112  
Agoura 91301  
Tel. 818-991-8544  
805-496-7581  
TWX 910-336-1684

2001 E. Fourth Street, Suite 104  
Santa Ana 92705  
Tel. 714-835-0712  
TWX 910-595-1711

**COLORADO**  
504 W. Eisenhower, Suite 100  
Loveland 80537  
Tel. 303-663-4440  
TWX 910-930-9028

**ILLINOIS**  
33 N. Addison Road, Suite 102  
Addison 60101  
Tel. 312-832-8520  
TWX 910-254-1431

**INDIANA**  
4755 Kingsway Drive, Suite 300  
Indianapolis 46205  
Tel. 317-255-5410

**MASSACHUSETTS**  
83 Cambridge Street, Suite 3C  
Burlington 01803  
Tel. 617-273-9022  
TWX 710-325-1748

**MICHIGAN**  
23550 Haggerty Road  
Farmington 48024  
Tel. 313-474-6533  
Telex 23-5238

**NEW YORK (Metro Area)**  
984 N. Broadway, Suite 402  
Yonkers 10701  
Tel. 914-964-5252  
TWX 710-560-0042

**OHIO**  
72 N. High Street  
Dublin 43017  
Tel. 614-764-9764  
TWX 910-997-0002  
EZ Link 62124220

**TEXAS (Northern)**  
1700 Eastgate Drive, Suite 121  
Garland 75041  
Tel. 214-681-5781  
TWX 910-960-5511

**TEXAS (Southern)**  
6901 Corporate Drive, Suite 221  
Houston 77036  
Tel. 713-968-6546  
TWX 910-681-7152

**WASHINGTON**  
330 112th N.E., Suite 100  
Bellevue 98004  
Tel. 206-455-2611  
TWX 910-443-3032

For Microcircuits, Microterminals, Military Products, Personal Computer Instrumentation, and Data Communications Products:

## SALES REPRESENTATIVES

**ALABAMA**  
Rep. Inc.  
205-881-9270 Huntsville, AL

**ALASKA**  
Burr-Brown Corporation  
206-455-2611 Bellevue, WA

**ARIZONA**  
Burr-Brown Corporation  
602-746-1111 Tucson, AZ

**ARKANSAS**  
Burr-Brown Corporation  
214-681-5781 Garland, TX

**CALIFORNIA (Northern)**  
Burr-Brown Corp.  
408-559-8600 San Jose, CA

**CALIFORNIA (Southern)**  
Burr-Brown Corporation  
818-991-8544 Agoura, CA  
805-496-7581 Agoura, CA  
714-835-0712 Santa Ana, CA

**COLORADO**  
Burr-Brown Corporation  
303-663-4440 Loveland, CO

**CONNECTICUT**  
Burr-Brown Corporation  
914-964-5252 Yonkers, NY

**DELAWARE**  
QED Electronics, Inc.  
215-657-5600 Willow Grove, PA

**FLORIDA**  
Conley & Associates, Inc.  
305-365-3283 Oviedo, FL

**GEORGIA**  
Rep. Inc.  
404-938-4358 Atlanta, GA

**HAWAII**  
Burr-Brown Corporation  
818-991-8544 Agoura, CA

**IDAHO**  
Burr-Brown Corporation  
206-455-2611 Bellevue, WA

**ILLINOIS**  
Burr-Brown Corporation  
312-832-6520 Addison, IL

**INDIANA**  
Burr-Brown Corporation  
317-255-5410 Indianapolis, IN

**IOWA**  
Rep Associates Corporation  
319-373-0152 Marion, IA

**KANSAS**  
BC Electronic Sales, Inc.  
913-342-1211 Kansas City, KS  
316-722-0104 Wichita, KS

**KENTUCKY**  
Burr-Brown Corporation  
614-764-9764 Dublin, OH

**LOUISIANA (Northern)**  
Burr-Brown Corporation  
214-681-5781 Garland, TX

**LOUISIANA (Southern)**  
Burr-Brown Corporation  
713-988-6546 Houston, TX

**MAINE**  
Burr-Brown Corporation  
617-273-9022 Burlington, MA

**MARYLAND**  
Marktron, Inc.  
301-628-1111 Hunt Valley, MD  
301-251-8990 Rockville, MD

**MASSACHUSETTS**  
Burr-Brown Corporation  
617-273-9022 Burlington, MA

**MICHIGAN**  
Burr-Brown Corporation  
313-474-6533 Farmington, MI

**MINNESOTA**  
Electronic Sales Agency, Inc.  
612-884-8291 Bloomington, MN

**MISSISSIPPI**  
Rep. Inc.  
404-938-4358 Atlanta, GA

**MISSOURI**  
BC Electronic Sales, Inc.  
314-521-6683 St. Louis, MO

**MONTANA**  
Aspen Sales, Inc.  
801-467-2401 Salt Lake City, UT

**NEBRASKA**  
BC Electronic Sales, Inc.  
913-342-1211 Kansas City, KS

**NEVADA (Northern)**  
Burr-Brown Corporation  
408-559-8600 San Jose, CA

**NEVADA (Southern)**  
Burr-Brown Corporation  
818-991-8544 Agoura, CA

**NEW HAMPSHIRE**  
Burr-Brown Corporation  
617-273-9022 Burlington, MA

**NEW JERSEY**  
Burr-Brown Corporation  
914-964-5252 Yonkers, NY

**NEW MEXICO**  
Thorson Desert States, Inc.\*  
505-293-8555 Albuquerque, NM

**NEW YORK (Metro Area)**  
Burr-Brown Corporation  
914-964-5252 Yonkers, NY

**NEW YORK**  
Advanced Components Corp.  
315-853-6438 Clinton, NY  
607-785-3191 Endicott, NY  
315-699-2671 N. Syracuse, NY  
716-544-7017 Rochester, NY  
716-889-1429 Scottsville, NY

**NORTH CAROLINA**  
Murcota Corporation  
919-722-9445 Winston-  
Salem, NC

**NORTH DAKOTA**  
Electronic Sales Agency, Inc.  
612-884-8291 Bloomington, MN

**OHIO**  
Burr-Brown Corporation  
614-764-9764 Dublin, OH

**OHIO (Northeastern)**  
K-T/DEPCO Marketing, Inc.  
216-442-6200 Cleveland, OH

**OKLAHOMA**  
Burr-Brown Corporation  
214-681-5781 Garland, TX

**OREGON**  
Burr-Brown Corporation  
206-455-2611 Bellevue, WA

**PENNSYLVANIA (Eastern)**  
QED Electronics, Inc.  
215-643-9200 Spring House, PA

**PENNSYLVANIA (Western)**  
K-T/DEPCO Marketing, Inc.  
412-367-1011 Pittsburgh, PA

**RHODE ISLAND**  
Burr-Brown Corporation  
617-273-9022 Burlington, MA

**SOUTH CAROLINA**  
Murcota Corporation  
919-722-9445 Winston-  
Salem, NC

**SOUTH DAKOTA**  
Electronic Sales Agency, Inc.  
612-884-8291 Bloomington, MN

**TENNESSEE**  
Rep. Inc.  
615-475-4105 Jefferson City, TN

**TEXAS (Northern)**  
Burr-Brown Corporation  
214-681-5781 Garland, TX

**TEXAS (Southern)**  
Burr-Brown Corporation  
713-988-6546 Houston, TX

**TEXAS (El Paso)**  
Thorson Desert States, Inc.\*  
505-293-8555 Albuquerque, NM

**UTAH**  
Aspen Sales, Inc.  
801-467-2401 Salt Lake City, UT

**VERMONT**  
Burr-Brown Corporation  
617-273-9022 Burlington, MA

**VIRGINIA**  
Marktron, Inc.  
301-251-8990 Rockville, MD

**WASHINGTON**  
Burr-Brown Corporation  
206-455-2611 Bellevue, WA

**WASHINGTON, D.C.**  
Marktron, Inc.  
301-251-8990 Rockville, MD

**WEST VIRGINIA**  
Burr-Brown Corporation  
614-764-9764 Dublin, OH

**WISCONSIN (Eastern)**  
Burr-Brown Corporation  
312-832-6520 Addison, IL

**WISCONSIN (Western)**  
Electronic Sales Agency, Inc.  
612-884-8291 Bloomington, MN

**WYOMING**  
Aspen Sales, Inc.  
801-467-2401 Salt Lake City, UT

\* Microcircuits only.

# INTERNATIONAL SALES DIRECTORY

## BURR-BROWN OFFICES

**Burr-Brown International**  
Overseas Marketing Corp.  
1 Millfield House  
Woodshots Meadow, Watford  
Hertfordshire, England WD1 8YX  
Telephone 0923-46759  
Telex 922481

**Burr-Brown International Publi-**  
cations and Distributors Co.  
P.O. Box 7735  
1117 ZL Schiphol  
The Netherlands  
Telephone 020 470 590  
Telex 13024

**Burr-Brown Ltd. (Scotland**  
manufacturing facility)  
Simpson Pkwy., Kirkton Campus  
Livingston, West Lothian  
EH54 7BG  
Telephone 0506-414 445  
Telex 727484

**AUSTRIA**  
Niederlassung Osterreich  
Burr-Brown Research Gesm.b.H.  
Senefeldergasse 11  
A-1100 Wien  
Telephone 0222/62 63 71  
Telex 134777

**BELGIUM**  
Burr-Brown International B.V.  
Avenue Cogen 118  
B/1180 Bruxelles  
Telephone (02) 347-44-30  
Telex 62805

**THE NETHERLANDS**  
Burr-Brown International B.V.  
P.O. Box 7735  
1117 ZL Schiphol, Holland  
Telephone 020-470590  
Telex 13024

**FRANCE**  
Burr-Brown International S.A.  
18 Avenue Dutarte  
F-78150 LeChesnay  
Telephone (013) 954-3558  
Telex 842 6963 72F

**ITALY**  
Burr-Brown International S.r.l.  
Via Zante, 14  
20138 Milano  
Telephone (02) 506 52 28  
Telex 316246

**JAPAN**  
Burr-Brown Japan Ltd.  
Natural House Building  
14-15, 6-chome, Akasaka  
Minato-ku, Tokyo  
Telephone (03)586-8141  
Osaka: Telephone (06)305-3287

**SWEDEN**  
Burr-Brown International AB  
Kanalvägen 5  
194 61 Upplands Väsby  
Telephone 0760-93010  
Telex 14489

**SWITZERLAND**  
Burr-Brown AG  
Weingartenstr. 9  
CH-8803 Rueschlikon/Zürich  
Telephone (01)724-0928  
Telex 59880

**UNITED KINGDOM**  
Burr-Brown International Ltd.  
1 Millfield House  
Woodshots Meadow, Watford  
Hertfordshire, England WD1 8YX  
Telephone 0923-33837  
Telex 922481

**WEST GERMANY**  
Burr-Brown International GmbH  
Weidacher Strasse 26  
D-7024 Filderstadt 1  
Telephone 0711/70 10 25  
Telex 17711257

Büro Bremen: Tel. 0421/25 39 31  
Büro Düsseldorf: Tel. 02154/84 45  
Büro Erlangen: Tel. 09131/42728  
Büro Frankfurt: Tel. 06061/71564  
Büro München: Tel. 089/61 77 37

## SALES REPRESENTATIVES

**AUSTRALIA**  
Kenelec (AUST) Pty. Ltd.  
48 Henderson Road, Clayton  
Victoria, 3168  
Telephone (03) 560 1011  
Telex 35703

**CANADA**  
Allan Crawford Associates  
5835 Coopers Avenue  
Mississauga, Ontario L4Z 1Y2  
Telephone (416) 890-2010  
Telex 06-961234

**DENMARK**  
MER-EL A/S  
Ved Klædebo 18  
DK-2970 Hoersholm  
Telephone (02) 57 10 00  
Telex 37360

**FINLAND**  
Perel Oy  
Kehäkujja 6  
SF05830 Hyvinkää 3  
Telephone (9) 14 21600  
Telex 15117 PEREL SF

**GREECE**  
Macedonian Electronics, S.A.  
PO Box 10240  
54110 Thessaloniki  
Telephone 306 800  
Telex 412584

**HONG KONG**  
Schmidt & Co. (HK) Ltd.  
18th Floor, Great Eagle Centre  
23 Harbour Road, Wanchai  
Telephone 5-8330222  
Telex 74766 SCMCHX

**HUNGARY**  
Siex Elektronikelemente GmbH  
Marlenbader Str 42  
Postfach 1365  
D-8250 Zirndorf  
West Germany  
Telephone 911 60914  
Telex 623486

**INDIA**  
Oriole Services & Consultants  
PVT Ltd.  
P.B. No. 9275  
4, Kuria Industrial Estate  
Ghatkopar, Bombay 400 086  
Telephone 5122973-74-75  
Telex 953 011-72102 OSC

**ISRAEL**  
Racom Electronics Co. Ltd.  
P. O. Box 21120  
Tel-Aviv 61210  
Telephone 03 491922  
Telex 33808

**REPUBLIC OF KOREA**  
Oyang Corporation  
CPO Box 3285  
126-6 Sangandong  
Chongroku, Seoul  
Telephone 735-6991  
Telex 22679

**NEW ZEALAND**  
McLean Info Tech Ltd.  
P. O. Box 9464, Newmarket  
Auckland 1  
Telephone 545 065  
Telex 21570

**NORWAY**  
Hefro Elektronikk A/S  
Haavard Martinsensvei 19  
Postbox 6, Haugenstua  
N-0915 Oslo 9  
Telephone +47.2.107300  
Telex 76205

**PORTUGAL**  
Telectra  
P.O. Box 2531  
Lisbon 1  
Telephone 686072

**RUMANIA/BULGARIA**  
Empexion, Ltd.  
Falcon House, Littlers Close  
Colliers Wood  
London SW19 2RE, England  
Telephone 01-543-0911  
Telex 928472

**SINGAPORE**  
Microtronics Assoc. PTE LTD  
8 Lorong Bakar Batu  
03-01 Kolam Ayer Ind. Park, 1334  
Telephone 748-1835  
Telex 34929

**SOUTH AFRICA**  
Advanced Semiconductor  
Devices (PTY) Ltd.  
P.O. Box 2944  
Johannesburg 2000  
Telephone 802-5820  
Telex 960 4-28201

**SPAIN**  
Unitronics, S.A.  
Torre de Madrid  
(Planta 12, Oficina 9)  
Madrid 28008  
Telephone 242-5204  
Telex 22596

**TAIWAN**  
Alpha Precision Instr. Corp.  
2nd Floor, Express Building  
56-1 Nan King E. Road, Sec. 4  
Taipei, R.O.C.  
Telephone (02) 7528237  
Telex 25138

**TURKEY**  
Burc A/S  
P.O. Box 39  
Bakanlikar, Ankara  
Telephone 250300  
Telex 43430 Seg0 TR

**YUGOSLAVIA**  
Elektrotehna Ljubljana  
TOZD Elzas  
Titova 81  
Ljubljana 61000  
Telephone 061 329745  
Telex 31767

